

## UNIT- BASIC STRUCTURE OF COMPUTERS

### 1. Computer types:-

- Computer is a fast electronic calculating machine that accepts digitized input information, processes it and produces the resulting information.
- The list of instructions is called a computer program and the internal storage is called computer memory.
- Computer are differ in size, cost and computational power.

| - Most common computer is PC. (Home, offices, schools) in the form of desktop computer. (disk, CD-ROM)

| - PCs have processing units, storage units, visual display, audio output units, and keyboard.

- portable notebook computers (like thin briefcase).
- workstations - with high resolution graphics input / output capability, more computational power than personal computer. (used in engineering applications)
- Enterprise systems and servers (at the low end of range)
- Super Computers (at the high end)


**Enterprise Computer Systems** :. or mainframes used for business data processing also provide more computational power and storage capacity than work station.

**Servers** :. Contains storage units also capable of handling large volume of requests.  
(used in business, education, personal user communities)

**SuperComputers** :. used for large-scale numerical calculation (such as weather forecasting and aircraft design and simulation).

## 1.2 Functional units :.

- Functionally independent main parts.
  - \* Input
  - \* memory
  - \* Arithmetic and logic
  - \* Output
  - \* Control units



### Input units:

- accept coded information from human operators or from electro mechanical devices such as keyboards, or from other computers over digital communication lines.
- The info - either stored in memory for later use or immediately used by arithmetic and logic circuitry

### Circuity

- The processing steps are determined by a program stored in the memory.

- finally the results are sent back to the output unit.

- All of these actions are co-ordinated by control unit
- Input and output unit collectively referred to as I/O unit. (Input/Output)

### O

#### Commands that,

- govern the transfer of information within a computer as well as b/w two computers and its I/O devices
- specify the arithmetic and logic operations to be performed.

### Input unit:

- Computer accepts the coded info & through input units; which read the data. (Keyboard)
- Corresponding letters automatically translated into binary code.

→ Input devices Joy sticks, trackballs, and mouses.  
These are used as graphic input devices.

## Memory unit:-

→ primary function is <sup>to</sup> store the data.

→ 2 classes

1. primary storage

2. secondary storage.

### Primary memory:

→ fast memory that operates at electronic speed.

→ programs must be stored in the memory while they are being executed.

→ memory contains large num. of storage cells each capable of storing one bit of information.

→ The memory is organized.

→ Address is associated with each memory location.

→ The no. of bits in each word is referred as word length of the computer. (word length range from 16 to 64 bits)

→ The time required to access the one word is called memory access time.

→ The small and fast RAM units are called as <sup>Cach</sup> RAM.

They are tightly coupled with the processor.

→ The largest and slowest unit is referred to as main memory.

→ Secondary storage is used to store large amount of data and many programs.

### Arithmetic and logic unit:

→ most of the operations are executed in ALU of the processor.

→ eg: Suppose two nos are located ~~to be~~ in the memory to be added. They are brought into the processor, then the addition is carried out by the ALU. Then the sum stored in memory or retained in the processor for immediate use.

→ When operands are brought into the processor they are stored in high speed storage element called Registers.

→ Each register can store one word of data.

→ Access time to registers are faster compare with Cache units.

### Output unit:

→ Function is to send the output to the outside world.

→ eg: printer. (Capable of printing 10,000 lines per minute)

### Control unit:

- It sends control signals to other units and senses their states.

→ Data transfer b/w the processor and memory are also controlled by control unit by through timing signals.

(Timing - determine when a given action is to take place)

## operation of a Computer!

- Computer accepts the data through an input unit and store in the memory.
- Those info- fetched into arithmetic and logic unit.
- processed info- leaves the computer through an output unit.
- All the activities are controlled directed by the control unit.

## Basic operational Concepts!.

- To perform a given task , list of ~~program~~ instructions are stored in the memory.
- Individual instructions are brought from the mly into processor , which executes the operations.
- Data to be used as operands and stored in the mly.

Add LocA, R0

↓  
This instruction adds the operand at mly location Loc A and place the sum into Register R0.

## Steps!.

- Instruction fetched from mly into the processor.
- Operand at LocA is fetched and added to the Content of R0.
- finally sum is stored in register R0.

Load LocA, R1  
 Add R1, R0

} → This add inst. combines  
memory access operation with  
ALU operation.

→ There exist two transfers. Contents of memory location Loc A into processor register R1, then second post-adds the content of registers R1 and R0 and places sum into R0.

→ After that the former content will be destroyed.

→ Transfer b/w the memory and processor are started by sending the address of m/g location.




Fig (2)

Connections b/w processor and memory.

↑ Instruction Register

→ IR holds the instructions. It's output available to the control units which generates the timing signals.

→ PC - program control - keeps the track of the execution of a prg.

to be fetched and executed.

→ The MAR holds the address of the location to be accessed.

- The MDR contains the data to be written or read out of the address location.

- Execution of the program starts when PC set into first inst.

- The content of the PC transferred to MAR and Read control signal is sent to the memory.

- Next the content of MDR is transferred to ALU. Then the instruction is ready to be decoded and executed.

- When the operand has been read from memory, it is fetched and transferred from the MDR to the ALU.

- By this way ALU performs the desired operation


- If the result of this operation is stored in memory, then it is sent to the MDR.

- Some time, during the execution of current inst, PC contents are incremented. So that PC points to the next instruction to be executed.

### Bus structures:

- To achieve speed of operation, a Computer must be organized. So that all units can handle the data at a given time.

- when a word of data transferred b/w units all bits are transferred in parallel, i.e. the bits are transferred simultaneously over many wires, or lines.
- A group of lines that serves as a connecting path for several devices is called Bus.



- Single bus - only one transfer at a time. only two units can actively use the bus at given time.  
adv: low cost, flexibility (for attaching peripheral devices).

#### - Multiple Buses -

- \* Achieve more concurrency
- \* two or more transfer can possible at a time. But Cost ↑.

- A buffer register should be included with the device. to hold the information during transfers.  
eg: processor ~~and~~ to printer data transfer.  
processor → data to → Buffer. Once the Buffer manager is loaded fully the printer automatically start the printing.


- Byte locations have addresses 0, 1, 2, ... Thus

- If the word length of the machine is 32 bits, successive words are located at odd addresses 0, 4, 8, ... with each word consisting of 4 bytes.


## Memory locations and addresses:

- Number, char, instructions are stored in mly.

- The mly consists of many millions of storage cells, each can store a bit of info.



- The mly of a computer can be represented as a collection of words.  
→ The term by addressable mly is used for this



→ If the word length of the computer is 32 bits a single word can store 32 2's complement or four ASCII characters, each occupying 8 bits.

- A unit of 8 bits is called byte.

## \* BYTE ADDRESABILITY!


- Three basic quantities : bit, byte and word.

- A byte is always 8 bits. But a word length is from 16 to 64 bits.

- So difficult to assign distinct addresses to individual bits locations in the mly.

## \*BIG-ENDIAN and LITTLE-ENDIAN assignments:

- 2 ways that byte addresses can be assigned across the words.



- Big-endian uses when lower bytes addresses are used for the more significant bytes of the word.
- little-endian uses when lower bytes addresses are used for less significant bytes of the word.
- words more significant and less significant are used in relation to assign weights to bits
- Both big-endian and little-endian are used in commercial machines.

## Memory operations:

Two basic operations are

- 1) Load - Load operation transfer a copy of the content of the specific memory location to the processor.

(ii) Store - store operation transfers an item of information from the processor to a specific memory location.

### Instruction and Instruction Sequencing:

- A Computer must have instr. capable of performing 4 types of operations.

1) Data transfer b/w the memory and the processor register.

2) Arithmetic and logic operations on data.

3) Program sequencing and control.

4) I/O transfers.

### Register transfer Notation:

- The transfer of info/r from one location in the computer to another.

- Names for the addresses of memory locations may be loc, PLACE, A, VAR 2.

- processor register may be R<sub>0</sub>, R<sub>5</sub>

- I/O Registers names - DATAIN OUTSTATUS

The content of a location are denoted by placing square brackets around the name of the location.

Thus, the operation  $R_5 \leftarrow [Loc]$

- Consider the operation that adds the contents of register  $R_1$  and  $R_2$  and then places their sum into register  $R_3$ . This instruction indicated as

$$* R_3 \leftarrow [R_1] + [R_2]$$

This type of notation is known as Register transfer notation.

## ① Assembly language notation:-

The transfer from memory location  $loc$  to processor register  $R_i$  is specified by the statement

\* MOV loc,  $R_i$

- The contents of the  $loc$  are unchanged by the execution, But the old content of register  $R_i$  are overwritten.

- Adding two numbers contained in processor register  $R_1$  and  $R_2$  and placing their sum in  $R_3$  can be specified by the assembly language statement

Add  $R_1, R_2, R_3$

## BASIC Instruction Types:-

1. Three address instruction
2. Two address instruction
3. One address instruction.

- which performs the operation  $B \leftarrow [A] + [B]$ .  
When the sum is calculated, the result is sent  
to the memory and stored in location B,  
replacing the original contents of this location.  
This means that operand B is both a source  
and a destination.

① - A processor register, usually called the  
accumulator, may be used for the purpose of  
one-address instructions

Add A

- Adds the content of my location A to  
the content of the accumulator register and place  
the sum back into the accumulator.

Load A  $\rightarrow$  copies the contents of my location  
A into the accumulator

Store A  $\rightarrow$  copies the contents of the accumulator  
into the memory location.

e.g.: Arithmetic operations in processor.

c = A + B, this task can be performed  
by the instruction sequence

Move A, R<sub>i</sub>

Move B, R<sub>j</sub>

Add R<sub>i</sub>, R<sub>j</sub>

Move R<sub>j</sub>, c

- In processor where one operand may be in memory but the other must be in the register, the instruction sequence for the required task

Move A, R;


Add B, R;

Move R, C

- Zero address instruction - location of all operands are defined implicitly - structure  
Called pushdown stack.

### Instruction Execution and Straight-Line Sequencing:

- Consider the instruction  $C \leftarrow [A] + [B]$ . we assume that the word length is 32 bits and the memory is addressable.



- The three address instructions are in the pgm are in successive word locations, starting at location  $i$ . Since each instruction is 4 bytes along the second & third instructions start at addresses  $i+4$  and  $i+8$ .

(4)

- Let us consider how this program is executed.  
The processor contains a register called a program counter (PC), which holds the address of instruction to be executed next.

- To begin executing a program, the address of the first instruction must be placed into the PC.

- Then the processor control circuit uses the information in the PC to fetch and execute instructions, one at a time, in order of increasing addresses. This is called straight line processing by sequencing.

- During the execution of each instruction, the PC is incremented by 1 to point the next instruction.

- Executing a given instruction in a two-phase procedure.

1. Instruction Set

2. Instruction Execute.

Instruction fetch:

- The instruction is fetched from the memory location whose address is in the PC.

- This instruction is placed in the instruction register (IR) in the processor.

register

## Instruction execute !.



- The instruction in DR is examined to determine which operation is to be performed. The specified operation is then performed by the processor.

- This often involves fetching operands from the memory or from processor register, performing a arithmetic or logic operation and storing the result in the destination location.

## BRANCHING !.

- Consider the task of adding a list of  $n$  numbers. The addresses of the memory location containing the  $n$  numbers are symbolically given as NUM1, NUM2, ... NUMn and a separate ADD instruction is used to add each number to the contents of register R0. After all the numbers have been added the result is placed in memory location SUM.

- Instead of using a long list of ADD instructions it is possible to place a single ADD instruction in a program loop. The loop is a straight line sequence of instructions executes as many times as needed.



- It starts at location loop and ends at the instruction Branch TO. Assume that the number of entries in the list n is stored in memory Location N
- Register R1 is used as a counter to determine the number of times the loop is executed. Hence, the contents of location n are loaded into register R1 at the beginning of the program.

Then, within the body of the loop, the instruction [Decrement R1] is reduced the contents of R1 by 1 each time through the loop. Execution of loop is repeated as long as result of the decrement

operation is greater than zero.

- Branch instruction loads a new value into the program counter. As a result, the processor fetches and executes the instructions at this new address, called branch target.

- A conditional branch instruction causes a branch only if a specified condition satisfied. If the condition is not satisfied, the PC is incremented in the normal way and the next instruction in sequential address order is fetched and executed.

## Assembly language:

- Machine instructions are represented by patterns of 0's and 1's. In assembly language normal words are replaced by acronyms called mnenomics. Such as MOV, ADD, INC, and BR.

- A complete set of such symbolic names and rules for

- Programs written in a assembly language can be automatically translated into a sequence of machine instructions by a program called an assembler.

- The user program in its original alphanumeric text format is called a source program and the assembled machine language program is called an object program.

- Assembler directives are used by the assembler while it translates a source program into an object program. If the assembler is to produce an object program according to know,

- ✓ How to interpret the names
- ✓ where to place the instructions in memory.
- ✓ where to place the data operands in the memory

EQU - informs the assembler about the value of the label.

O

Ex: SUM EQU 200

ORIGIN - specifies that the instructions of the object programs to be loaded in the memory.

END - End of the source program text.

DATAWORD Commands and RESERVE Commands are used for reserves memory space.

### CONDITION CODES:

- The processor keeps track of information about the result of various operations. ~~for~~

- This is accomplished by encoding the required information in individual bits often called Condition

Code flags

- Those flags are usually grouped together in a special processor register called the Condition code (or)

Status register.

- Four commonly used flags are,

N (negative) → set to 1 if the result is negative, otherwise cleared to 0.

Z (zero) → set to 1 if the result is 0; otherwise cleared to 0.

V (overflow) → set to 1 if arithmetic overflow occurs.

C (carry) → set to 1 if a carry-out results from the operation.

## ADDRESSING MODES:

- The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.

- Various addressing modes are

1. Register mode
2. Absolute mode
3. Immediate mode
4. Indirect mode
5. Indexed mode
6. Relative mode.

- Additional addressing modes are,

- (i) auto increment mode
- (ii) Auto decrement mode.

Register mode → The operand is the content of a processor register; the name (address) of the register is given in the instruction.

Eg: Mov Loc, R<sub>2</sub>.

Absolute mode → The operand is in a memory location; the address of this is given in the instruction.

Eg: Mov Loc, R<sub>2</sub>. → uses two modes. processor registers are used as temporary storage location where the data are in a register are accessed using the register mode.

Immediate mode: - The operand is given implicitly in the instruction.

Eg: Move <sup>200</sup>, R<sub>0</sub>  
we can write the <sup>above</sup> inst. in the form

Move #200, R<sub>0</sub>.


Indirection and pointers:

- Here the instruction doesn't give the operand or its address explicitly.

- The effective address of the operand is the contents of a register or memory location whose address appears in the instruction.

- The register or memory location that contains the address of an operand is called a pointer.

eg:



- To execute the instruction, the processor uses the value B which is in register R<sub>i</sub> as the effective address of the operand.

### Indexing and arrays:

- The effective address of the operand is generated by adding a constant value to the contents of the register. Special register called index register used for this purpose.


- we indicate the Index mode symbolically as,

X(R<sub>i</sub>), where x  $\Rightarrow$  Constant value contained in the instruction and R<sub>i</sub>  $\Rightarrow$  Name of the register.


- Effective address of the operand is given by

$$EA = X + [R_i]$$

- Two ways of using Index mode are



(a) offset is given as constant



(b) offset is in the index register.

Fig (a) The index register  $R_i$  contains the address of a memory location and the value of 'x' defines an offset from this address to the location where the operand is found.

Fig (b) The Constant  $\alpha$  corresponds to a memory address and the contents of the index register define the offset to the operand.

In either case, the EA is the sum of the two values, one is explicitly in the instruction and other is stored in a register.

### Relative addressing:

- The effective address is determined by the index mode using the program counter in place of the general-purpose register  $R_i$ .  
This mode can be used to access data operands. But its most common use is to specify the target address in branch instructions.
- An instruction such as, Branch  $\rightarrow$  loop causes program execution to go to the branch target location identified by the name loop if the branch condition is satisfied.

### Auto increment mode:

- The effective address of the operand is the contents of a register specified in the instruction.
- After accessing the operand, the content of this register are automatically incremented to point to the next item in a list.

Auto increment mode is written as,

$$(R_i)^+$$

### Autodecrement mode:

- The contents of the a register specified in the instruction are first automatically decremented and then used as the effective address of the operand.

Auto decrement mode is written as,

$$-(R_i)$$

### Basic INPUT/OUTPUT Operations:-

- Consider a task that reads in character <sup>input</sup> from a keyboard and produces character output on a display screen. A simple way of performing such I/O tasks is to use a method known as Program-Controlled I/O.

### Program-Controlled I/O.

- The rate of the data transfer from the keyboard to a <sup>processor</sup> computer is limited by the typing speed of the user. [Few char / sec]

- The rate of output transfer from the <sup>processor</sup> computer to the display is much higher. It is determined by the rate at which characters can be transmitted over the link between the computer and the display device. [Thousands char/sec].




Fig: Bus Connection for processor, keyboard and display.

- Consider the problem of moving a character code from the keyboard to the processor. Striking a key stores the corresponding character code in an 8-bit buffer register associated with the keyboard. This register is called DATAIN.

- To inform the processor that a valid character is in DATAIN a status control flag SIN is set to 1. A program monitors SIN and when SIN is set to 1, the processor reads the contents of DATAIN.

- When characters are transferred from the processor to the display, a buffer register DATAOUT and a status control flag SOUT are used for this transfer. When SOUT equals to 1, the display is ready to receive a character.

- The buffer registers DATAIN and DATAOUT and the status flags SINT and SOUT are part of Circuity commonly known as device interface.

- In order to perform I/O transfers, we need machine instructions that can check the state of the status flag and transfer data between the processor and the I/O devices.

*Status flag  
used to reflect the result of the operation.*

for eg! The processor can monitor the keyboard status flag SINT and transfer a character from DATAIN to register R, by the following sequence of operations

READWAIT Branch to READWAIT if SINT = 0  
INPUT from DATAIN to R,

- The following operations is used for transferring output to the display.

WRITEWAIT Branch to WRITEWAIT if SOUT = 0  
Output from R, to DATAOUT.

- The branch operation is normally implemented by two machine instructions. The first instruction tests the status flag and the second performs the branch operation.

## Memory - Mapped I/O

- The addresses issued by the processor to access instructions and Operands always refer to memory locations.

- Many Computers use an arrangement called memory-mapped I/O in which some memory address values are used to refer to peripheral device buffer registers such as DATAIN and DATAOUT.

For eg: The Content of the Keyboard character buffer DATAIN can be transferred to register R<sub>1</sub> in the processor by the instruction.

Move byte DATAIN, R<sub>1</sub>

Similarly, the contents of register R<sub>1</sub> can be transferred to DATAOUT by the instruction,

Move byte R<sub>1</sub>, DATAOUT

O - The read operation is implemented by the machine instruction sequence

READWAIT Testbit #3, INSTATUS

Branch = 0 READWAIT

Movebyte : DATAIN, R<sub>1</sub>

- The write operation may be implemented as,

WRITEWAIT Testbit #3, OUTSTATUS

Branch = 0 WRITEWAIT

MoveByte R<sub>1</sub>, DATAOUT.

- The testbit instruction tests the state of one bit in the destination location, where the bit position to be tested is indicated by the first operand.

- If the bit tested is equal to 0, then the condition of the branch instruction is true, and a branch is made to the beginning of the next loop.

- When the device is ready (ii) when the bit tested becomes equal to 1, the data are read from the input buffer or written into the output buffer.

### Multi processor & Multi Computer s!.

- Large computer systems may contain a number of processor unit, in which case they are called Multi processor system

- These systems either execute a number of different application task in parallel or they execute sub-tasks of a single large task in parallel.

- All processors usually have access to all of the memory in such systems and the term shared-memory multiprocessor system

- The high performance of these systems comes with much increased complexity and cost.

- In contrast to multi processor system, it is also possible to use an interconnected group of complete computers (multi computer) to achieve high total computational power.

## Basic ...

(10)

- The Computer normally have access only to their own memory units.
- when the tasks they are executing need to communicate data , they do by exchanging messages over a communication bus. this property separate them from shared - memory multiprocessor . also called message passing multi Computers.

⊖

## Performance :

○

- Most important measure of a computer is how quickly it can execute programs.
- The speed with which a computer executes program is executed by the design of its hardware & its machine language instructions.
- The total time required to execute the program is called elapsed time - is a measure of the performance of the entire computer system.


Performance Consideration - Active processor in certain period. (ii) the sum of these periods as the processor time needed to execute the program.

Elapsed time - depends on all units in a computer system.

Processor Time - depends on hardware involved in the execution of individual machine instructions.

## Processor Cache:

- As execution proceeds, instructions are fetched one by one over the bus into the processor and copy is placed in the Cache.
- When the execution of an instruction calls for data located in the main memory, the data are fetched and a copy is placed in the Cache. Later if same instruction needed a second time, it is read directly from the Cache. O



## Processor Clock:

- Processor Circuits are controlled by a timing signal called a clock. The clock defines regular time intervals called clock cycles.
- To execute a machine instruction, the processor divides the action to be performed into a sequence of basic steps, such that each step can be completed in one clock cycle.
- The term Cycle / Second is called hertz (Hz)

## Basic performance equation:

$$T = \frac{NI \times S}{R}$$

T - The processor time required to execute a prg

NI - Actual no. of machine instruction execution.

S - Average no. of basic steps needed to be execute one machine instructions

R - clock rate (cycles per second)

## Performance Measurement:

- The performance measure is the time it takes a computer to execute a given benchmark.

- System performance evaluation corporation (SPEC) rating is computed as follows,

$$\text{SPEC rating} = \frac{\text{Running time on the reference computer}}{\text{Running time on the Computer under test}}$$

- Overall SPEC rating for the Computer is given by

$$\text{SPEC rating} = \left( \prod_{i=1}^n \text{SPEC}_i \right)^{\frac{1}{n}}$$

- where n is the number of prgs in the suite.