



SRM Institute of Science and Technology
College of Engineering and Technology
School of Computing

DEPARTMENT OF COMPUTING TECHNOLOGIES

SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

Academic Year: 2021-2022

(Even)

Mode of Exam

OFFLINE

SET C

Test: CLAT-2

Course Code & Title: 18CSC205J: Operating Systems

Year & Sem: 2022 & IV Semester

Date: 26-05-2022

Duration: 2 Period

Max. Marks: 50 Marks


Course Articulation Matrix: (to be placed)

Part - A (10 x 1 = 10 Marks)						
Instructions: Answer all						
Q. No	Question	Marks	BL	CO	PO	PI Code
1	b. Producer Consumer problem	1	1	2	3	3.5.1
2	b. there are n buffers (n being greater than one but finite)	1	1	2	3	3.5.1
3	d. writers	1	1	2	3	3.5.1
4	a. 5 philosophers and 5 chopsticks	1	3	2	3	3.7.1
5	a. count the number of empty and full buffers	1	3	2	3	3.5.1
6	c. Frame number with offset	1	1	3	1	1.6.1
7	c. segments are shared	1	1	3	1	1.6.1
8	b. Compile-time address binding	1	1	3	1	1.6.1
9	a. when the process completes its execution b. when the process waits for I/O operation	1	1	3	1	1.6.1
10	c. 4000 ms	1	1	3	1	1.6.1
Part - B (4 x 5 = 20 Marks)						
Instructions: Answer Any 5						
11	Give two reasons why this is a bad implementation for a lock: lock.acquire() { disable interrupts; } lock.release() { enable interrupts; } Answer: There are a number of reasons why this is a bad implementation for a lock. (1) It prevents hardware events from occurring during the critical section, (2) User programs cannot use this lock, (3) It doesn't work for data shared between different processors.	5	4	2	3	3.6.2
12	Design an algorithm for a monitor that	5	4	2	3	3.6.1


	<p>implements an alarm clock that enables a calling program to delay itself for a specified number of time units (ticks). You may assume the existence of a real hardware clock that invokes a function tick() in your monitor at regular intervals.</p> <p>Answer:</p> <pre>monitor AlarmClock { condition c; int cur_time=0; void delay(int ticks) { while(cur_time < cur_time+ticks) wait(c); signal(c); } void tick() {cur_time++;} }</pre>																							
13	<p>Consider a paging system with the page table stored in memory.</p> <p>a. If a memory reference takes 200 nanoseconds, how long does a paged memory reference take?</p> <p>b. If we add associative registers, and 75 percent of all page-table references are found in the associative registers, what is the effective memory reference time? (Assume that finding a page-table entry in the associative registers takes zero time, if the entry is there)</p> <p>a. 400 nanoseconds; 200 nanoseconds to access the page table and 200 nanoseconds to access the word in memory.</p> <p>b. Effective access time= $0.75 * (200 \text{ nanoseconds}) + 0.25 * (400 \text{ nanoseconds}) = 250 \text{ nanoseconds}$</p>	5	4	3	3	3.6.1																		
14	<p>Consider the following segment table:</p> <table><tr><th>Segment</th><th>Base</th><th>Length</th></tr><tr><td>0</td><td>219</td><td>600</td></tr><tr><td>1</td><td>2300</td><td>14</td></tr><tr><td>2</td><td>90</td><td>100</td></tr><tr><td>3</td><td>1327</td><td>580</td></tr><tr><td>4</td><td>1952</td><td>96</td></tr></table>	Segment	Base	Length	0	219	600	1	2300	14	2	90	100	3	1327	580	4	1952	96	5	4	3	3	3.7.2
Segment	Base	Length																						
0	219	600																						
1	2300	14																						
2	90	100																						
3	1327	580																						
4	1952	96																						

	<p>What are the physical addresses for the following logical addresses?</p> <p>a. 0,430 b. 1,10 c. 2,500 d. 3,400 e. 4,112</p> <p>Answer:</p> <p>a. $219+430 = 649$ b. $2300 + 10 = 2310$ c. illegal reference, trap to operating system d. $1327+ 400= 1727$ e. illegal reference, trap to operating system</p>					
15	<p>In a paging scheme, virtual address space is 4 KB and page table entry size is 8 bytes. What should be the optimal page size?</p> <p>Given-</p> <ul style="list-style-type: none"> Virtual address space = Process size = 4 KB Page table entry size = 8 bytes <p>We know-</p> <p>Optimal page size</p> $= (2 \times \text{Process size} \times \text{Page table entry size})^{1/2}$ $= (2 \times 4 \text{ KB} \times 8 \text{ bytes})^{1/2}$ $= (2^{16} \text{ bytes} \times \text{bytes})^{1/2}$ $= 2^8 \text{ bytes}$ $= 256 \text{ bytes}$ <p>Thus, Optimal page size = 256 bytes.</p>	5	4	3	2	2.6.2
<p align="center">Part – C (2 x 10 = 20 Marks)</p> <p>Instructions: Answer All</p>						
16.a	<p>Analyse and develop a graph to detect the possibility of deadlock in the following scenario which has only one instance in each resource. And</p>	10	4	2	3	3.6.1

illustrate the methods that helps to recover from the detected deadlock.



Answer:



P1 => P2 => P3 => P4, It is forming a cycle hence its in a deadlock state.

Recovery Mechanism

Process termination

Kill a Process

Kill all the process

Resource Preemption

Preemption and RollBack

16.b

Consider the following set of processes, with the length of the CPU burst given in milliseconds:

Process	Burst Time	Priority
P1	2	2
P2	1	1
P3	8	4
P4	4	2
P5	5	3

The processes are assumed to have arrived in the order P1, P2, P3, P4, P5, all at time 0.

- Draw four Gantt charts that illustrate the execution of these processes using the following scheduling algorithms: FCFS, SJF, non-preemptive priority (a larger priority number implies a higher priority), and RR (quantum = 2).
- What is the turnaround time of each process for each of the scheduling algorithms in part a?
- What is the waiting time of each process for

10

4

2

3


3.6.2

each of these scheduling algorithms?

d. Which of the algorithms results in the minimum average waiting time (over all processes)?

Answer :

a. The four Gantt charts:



b. Turnaround time:

	FCFS	SJF	Priority	RR
P_1	2	3	15	2
P_2	3	1	20	3
P_3	11	20	8	20
P_4	15	7	19	13
P_5	20	12	13	18

c. Waiting time (turnaround time minus burst time):

	FCFS	SJF	Priority	RR
P_1	0	1	13	0
P_2	2	0	19	2
P_3	3	12	0	12
P_4	11	3	15	9
P_5	15	7	8	13

d. SJF has the shortest wait time.

17.a

Memory management is in urge to enable more usable memory than held by the computer hardware. There are times when physical memory will be allocated and a process needs additional memory, in such cases describe how these issues can be handled and help the memory management for back storage for further execution, also claim the benefits of the techniques.

Swapping is a method in which the process should be swapped temporarily from the main memory to the backing store. It will be later brought back into the memory for continue execution.

Backing store is a hard disk or some other secondary storage device that should be big enough in order to accommodate copies of all memory images for all users. It is also capable of offering direct access to

10


3

3

1

1.7.1

these memory images.



Benefits of Swapping

Here, are major benefits/pros of swapping:


- It offers a higher degree of multiprogramming.
- Allows dynamic relocation. For example, if address binding at execution time is being used, then processes can be swap in different locations. Else in case of compile and load time bindings, processes should be moved to the same location.
- It helps to get better utilization of memory.
- Minimum wastage of CPU time on completion so it can easily be applied to a priority-based scheduling method to improve its performance.

17.b	Suppose a 16 bit address is used with 4 bits for the segment number and 12 bits for the segment offset so the maximum segment size is 4096 and the maximum number of segments that can be refereed is 16.Elloborate how the Translation of Logical address into physical address been	10	3	3	1	1.7.1
------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----	---	---	---	-------

mapped by segment table method.

When a program is loaded into memory, the segmentation system tries to locate space that is large enough to hold the first segment of the process, space information is obtained from the free list maintained by memory manager. Then it tries to locate space for other segments. Once adequate space is located for all the segments, it loads them into their respective areas.

The operating system also generates a segment map table for each program.



With the help of segment map tables and hardware assistance, the operating system can easily translate a logical address into physical address on execution of a program.

The **Segment number** is mapped to the segment table. The limit of the respective segment is compared with the offset. If the offset is less than the limit then the address is valid otherwise it throws an error as the address is invalid. In the case of valid addresses, the base address of the segment is added to the offset to get the physical

	address of the actual word in the main memory. The above figure shows how address translation is done in case of segmentation					
--	-------------------------------------------------------------------------------------------------------------------------------	--	--	--	--	--

Question Paper Setter

**Approved by Audit Professor/
Course Coordinator**