



**SRM Institute of Science and Technology**  
**College of Engineering and Technology**  
**School of Computing**

**DEPARTMENT OF COMPUTING TECHNOLOGIES**

SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

Academic Year: 2021-2022

(Even)

Mode of Exam

**OFFLINE**

**SET D**

**Test: CLAT-2**

**Course Code & Title:** 18CSC205J: Operating Systems

**Year & Sem:** 2022 & IV Semester


**Date:** 26-05-2022

**Duration:** 2 Period

**Max. Marks:** 50 Marks

**Course Articulation Matrix: (to be placed)**

Part - A ( 10 x 1 = 10 Marks)						
Instructions: Answer all						
Q. No	Question	Marks	BL	CO	PO	PI Code
1	b. An unsafe state may lead to a deadlock	1	2	2	3	3.6.1
2	C. Process j may request for resource i	1	2	2	3	3.6.1
3	a. I/O bounded process	1	3	2	3	3.6.1
4	b. Short-term scheduler	1	2	2	3	3.5.1
5	a.1 printer 1 scanner and 2 disk files	1	1	3	1	1.6.1
6	b. Contiguous Allocation	1	1	3	1	1.6.1
7	d. Compaction	1	1	3	1	1.6.1
8	b. $S < STLR$	1	1	3	1	1.6.1
9	a. Main Memory	1	1	3	1	1.6.1
10	c. TLB	1	1	3	1	1.6.1
Part - B ( 4 x 5 = 20 Marks)						
Instructions: Answer Any 5						
11	<p><b>Consider a system consisting of processes P1, P2, ..., Pn, each of which has a unique priority number. Write a monitor that allocates three identical printers to these processes, using the priority numbers for deciding the order of allocation.</b></p> <p>type resource = monitor var P: array[0..2] of boolean; X: condition; procedure acquire (id: integer, printer-id: integer); begin if P[0] and P[1] and P[2] then X.wait(id) if not P[0] then printer-id := 0; else if not P[1] then printer-id := 1; else printer-id := 2;</p>	5	2	2	3	3.7.1

	<pre> P[printer-id]:=true; end procedure release (printer-id: integer) begin P[printer-id]:=false; X.signal; end begin P[0] := P[1] := P[2] := false; end </pre>																	
12	<p><b>Five processes , a printer, a scanner , a card reader, a disk file and a disk drive is available in a system. The requests and the allocations are given in the following table</b></p> <table border="1"> <thead> <tr> <th>Requests</th> <th>Allocations</th> </tr> </thead> <tbody> <tr> <td>Process 1 is requesting for the scanner</td> <td>Printer is allocated to process 1</td> </tr> <tr> <td>Process 2 is requesting for the printer</td> <td>Card reader is allocated to process 4</td> </tr> <tr> <td>Process 3 is requesting for the card reader</td> <td>Disk drive is allocated to process 2</td> </tr> <tr> <td>Process 4 is requesting for the disk file</td> <td>Scanner is allocated to process 3</td> </tr> <tr> <td>Process 5 is requesting for the <u>disk</u> drive</td> <td>Disk file is allocated to process 5</td> </tr> </tbody> </table> <p><b>Draw the resource allocation graph for this system. Draw the wait-for graph and check whether a deadlock is detected.</b></p> <p><b>Answer:</b></p>  <p>Deadlock is detected as the cycle exists in the Graph</p>	Requests	Allocations	Process 1 is requesting for the scanner	Printer is allocated to process 1	Process 2 is requesting for the printer	Card reader is allocated to process 4	Process 3 is requesting for the card reader	Disk drive is allocated to process 2	Process 4 is requesting for the disk file	Scanner is allocated to process 3	Process 5 is requesting for the <u>disk</u> drive	Disk file is allocated to process 5	5	4	2	3	3.7.1
Requests	Allocations																	
Process 1 is requesting for the scanner	Printer is allocated to process 1																	
Process 2 is requesting for the printer	Card reader is allocated to process 4																	
Process 3 is requesting for the card reader	Disk drive is allocated to process 2																	
Process 4 is requesting for the disk file	Scanner is allocated to process 3																	
Process 5 is requesting for the <u>disk</u> drive	Disk file is allocated to process 5																	
13	<p><b>When do page faults occur? Describe the actions taken by the operating system when a page fault occurs.</b></p> <p>A page fault occurs when an access to a page that has not been brought into main memory takes place.</p>	5	3	3	2	2.7.1												

	The operating system verifies the memory access, aborting the program if it is invalid. If it is valid a free frame is located and I/O requested to read the needed page into the free frame. Upon completion of I/O, the process table and page table are updated and the instruction is restarted.																																											
14	<p><b>Calculate the number of bits required in the address for memory having size of 16 GB. Assume the memory is 4-byte addressable.</b></p> <p>Let ‘n’ number of bits are required. Then, Size of memory = <math>2^n \times 4</math> bytes.</p> <p>Since, the given memory has size of 16 GB, so we have-</p> <p><math>2^n \times 4 \text{ bytes} = 16 \text{ GB}</math></p> <p><math>2^n \times 4 = 16 \text{ G}</math></p> <p><math>2^n \times 2^2 = 2^{34}</math></p> <p><math>2^n = 2^{32}</math></p> <p><math>\therefore n = 32 \text{ bits}</math></p>	5	3	3	3	3.7.1																																						
15	<p><b>Draw the Gantt chart for the following scenario (using Round robin algorithm) with time slot “3”.</b></p> <table><tr><td>Process</td><td>CPU time</td><td>Arrival time</td></tr><tr><td>1</td><td>4</td><td>0</td></tr><tr><td>2</td><td>3</td><td>2</td></tr><tr><td>3</td><td>5</td><td>5</td></tr><tr><td>4</td><td>4</td><td>6</td></tr><tr><td>5</td><td>8</td><td>7</td></tr></table> <p><b>Also find the average waiting time.</b></p> <p><b>Answer :</b></p> <table><tr><td>P1</td><td>P2</td><td>P3</td><td>P4</td><td>P5</td><td>P1</td><td>P3</td><td>P4</td><td>P5</td><td>P5</td></tr><tr><td>3</td><td>6</td><td>9</td><td>12</td><td>15</td><td>16</td><td>18</td><td>19</td><td>23</td><td>24</td></tr></table> <p>AWT = 39</p>	Process	CPU time	Arrival time	1	4	0	2	3	2	3	5	5	4	4	6	5	8	7	P1	P2	P3	P4	P5	P1	P3	P4	P5	P5	3	6	9	12	15	16	18	19	23	24	5	4	2	3	3.7.1
Process	CPU time	Arrival time																																										
1	4	0																																										
2	3	2																																										
3	5	5																																										
4	4	6																																										
5	8	7																																										
P1	P2	P3	P4	P5	P1	P3	P4	P5	P5																																			
3	6	9	12	15	16	18	19	23	24																																			
<p align="center"><b>Part – C</b> <b>(2 x 10 = 20 Marks)</b></p> <p><b>Instructions: Answer All</b></p>																																												
16.a	<p><b>Consider the following snapshot of a system:</b></p> <table><tr><td>Process</td><td>Allocation</td><td>Max</td><td>Available</td></tr><tr><td></td><td>A B C D</td><td>A B C D</td><td>A B C D</td></tr></table>	Process	Allocation	Max	Available		A B C D	A B C D	A B C D	10	4	2	3	3.7.1																														
Process	Allocation	Max	Available																																									
	A B C D	A B C D	A B C D																																									

	<table><tr><td>P0</td><td>2 0 0 1</td><td>4 2 1 2</td><td>3 3 2 1</td></tr><tr><td>P1</td><td>3 1 2 1</td><td>5 2 5 2</td><td></td></tr><tr><td>P2</td><td>2 1 0 3</td><td>2 3 1 6</td><td></td></tr><tr><td>P3</td><td>1 3 1 2</td><td>1 4 2 4</td><td></td></tr><tr><td>P4</td><td>1 4 3 2</td><td>3 6 6 5</td><td></td></tr></table> <p>Answer the following questions using the banker's algorithm:</p> <p>a. Illustrate that the system is in a safe state by demonstrating an order in which the processes may complete.</p> <p>b. If a request from process <i>P1</i> arrives for (1, 1, 0), can the request be granted immediately?</p> <p>c. If a request from process <i>P4</i> arrives for (0, 0, 2), can the request be granted immediately?</p> <p>Answer :</p> <p>a. Yes, the system is safe with sequence &lt;P1,P4,P5,P2,P3&gt;</p> <p>b. Yes</p> <p>c. Yes</p>	P0	2 0 0 1	4 2 1 2	3 3 2 1	P1	3 1 2 1	5 2 5 2		P2	2 1 0 3	2 3 1 6		P3	1 3 1 2	1 4 2 4		P4	1 4 3 2	3 6 6 5						
P0	2 0 0 1	4 2 1 2	3 3 2 1																							
P1	3 1 2 1	5 2 5 2																								
P2	2 1 0 3	2 3 1 6																								
P3	1 3 1 2	1 4 2 4																								
P4	1 4 3 2	3 6 6 5																								
16.b	<p>Consider a scenario where the following processes are arriving in the given time and their CPU burst is given in the milliseconds</p> <table><tr><td>Process</td><td>Time</td><td>Burst time</td></tr><tr><td>1</td><td>0</td><td>5</td></tr><tr><td>2</td><td>2</td><td>8</td></tr><tr><td>3</td><td>4</td><td>7</td></tr><tr><td>4</td><td>5</td><td>10</td></tr><tr><td>5</td><td>6</td><td>4</td></tr></table> <p>Which of the following algorithm would be more suitable for this given scenario to yield best average waiting and average turnaround time?</p> <p>1. Shortest remaining time first</p> <p>2. Shortest job first</p> <p>Justify your answer whether the preemptive scheduling or non-preemptive scheduling work well for this case. And also specify the difference in the average waiting time by those two algorithms.</p> <p>Answer:</p> <p>SRTF is SJF with Pre-emption</p> <p>Gantt Chart for both SJF and SRTF</p> <p>SJF : Avg WT =8</p> <p>Avg TAT = 14.8</p> <p>SRTF : Avg WT = 7.6</p> <p>Avg TAT = 14.4</p>	Process	Time	Burst time	1	0	5	2	2	8	3	4	7	4	5	10	5	6	4	10	4	2	3	3.7.1		
Process	Time	Burst time																								
1	0	5																								
2	2	8																								
3	4	7																								
4	5	10																								
5	6	4																								

	SRTF is preferred for this processes.					
17.a	<p><b>Associate the technique used for Structuring the page table,</b></p> <p><b>Case 1: There might be a case where the page table is too big to fit in a contiguous space may have a hierarchy with several levels.</b></p> <p><b>Case 2: Identify the approach is used to handle address spaces that are larger than 32 bits.</b></p> <p>Some of the common techniques that are used for structuring the Page table are as follows:</p> <ol style="list-style-type: none"> <li>1. Hierarchical Paging</li> <li>2. Hashed Page Tables</li> </ol> <p><b><i>Hierarchical Paging</i></b></p> <p>Another name for Hierarchical Paging is multilevel paging.</p> <ul style="list-style-type: none"> <li>• There might be a case where the page table is too big to fit in a contiguous space, so we may have a hierarchy with several levels.</li> <li>• In this type of Paging the logical address space is broke up into Multiple page tables.</li> <li>• Hierarchical Paging is one of the simplest techniques and for this purpose, a two-level page table and three-level page table can be used.</li> </ul> <p>Two Level Page Table</p> <p>Consider a system having 32-bit logical address space and a page size of 1 KB and it is further divided into:</p> <ul style="list-style-type: none"> <li>• Page Number consisting of 22 bits.</li> <li>• Page Offset consisting of 10 bits.</li> </ul> <p>As we page the Page table, the page number is further divided into :</p> <ul style="list-style-type: none"> <li>• Page Number consisting of 12 bits.</li> <li>• Page Offset consisting of 10 bits.</li> </ul>	10	2	3	3	3.7.1

Thus the Logical address is as follows:

Page Number		Page
P1	P2	d

In the above diagram,

P1 is an index into the **Outer Page** table.

P2 indicates the displacement within the page of the **Inner page** Table.

As address translation works from outer page table inward so is known as **forward-mapped Page Table**.

Below given figure below shows the Address Translation scheme for a two-level page

level scheme then the addresses will look like this:

outer page	inner page	offset
p1	p2	d
42	10	12

Thus in order to avoid such a large table, there is a solution and that is to divide the outer page table, and then it will result in a **Three-level page table**:


2nd outer page	outer page	inner page	offset
p1	p2	p2	d
32	10	10	12

### ***Hashed Page Tables***

This approach is used to handle address spaces that are larger than 32 bits.

- In this virtual page, the number is hashed into a page table.
- This Page table mainly contains a chain of elements hashing to the same elements.

	<p>Each element mainly consists of :</p> <ol style="list-style-type: none"> <li>1. The virtual page number</li> <li>2. The value of the mapped page frame.</li> <li>3. A pointer to the next element in the linked list.</li> </ol> <p>Given below figure shows the address translation scheme of the Hashed Page Table:</p>					
17.b	<p><b>In an Operating system, the OS doesn't care about the User's view of the process. It may divide the same function into different pages and those pages may or may not be loaded at the same time into the memory. It decreases the efficiency of the system. So identify which technique is suitable to overcome the drawback and also helps out in better efficiency and performances.</b></p> <p><b><u>Segmentation</u></b></p> <p>In Operating Systems, Segmentation is a memory management technique in which the memory is divided into the variable size parts. Each part is known as a segment which can be allocated to a process.</p> <p>The details about each segment are stored in a table called a segment table. Segment table is stored in one (or many) of the segments.</p> <p>Segment table contains mainly two information</p>	10	4	3	3	3.7.1

	<p>about segment:</p> <ol style="list-style-type: none"> <li>1. Base: It is the base address of the segment</li> <li>2. Limit: It is the length of the segment.</li> </ol> <p>It is better to have segmentation which divides the process into the segments. Each segment contains the same type of functions such as the main function can be included in one segment and the library functions can be included in the other segment.</p> 					
--	---	--	--	--	--	--