

SRM Institute of Science and Technology College of Engineering and Technology School of Computing

Mode of Exam

OFFLINE

SET D

DEPARTMENT OF COMPUTING TECHNOLOGIES

SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

Academic Year: 2021-2022 (Even)

Test: CLAT-2

Course Code & Title: 18CSC205J: Operating Systems

Puration: 2 Period

Year & Sem: 2022 & IV Semester

Max. Marks: 50 Marks

Course Articulation Matrix: (to be placed)

Instruct	Part - A (10 x 1 = 10 Marks) ions: Answer all					
Q. No	Question	Marks	BL	СО	PO	PI Code
1	b. An unsafe state may lead to a deadlock	1	2	2	3	3.6.1
2	C. Process j may request for resource i	1	2	2	3	3.6.1
3	a. I/O bounded process	1	3	2	3	3.6.1
4	b. Short-term scheduler	1	2	2	3	3.5.1
5	a.1 printer 1 scanner and 2 disk files	1	1	3	1	1.6.1
6	b. Contiguous Allocation	1	1	3	1	1.6.1
7	d. Compaction	1	1	3	1	1.6.1
8	b. S < STLR	1	1	3	1	1.6.1
9	a. Main Memory	1	1	3	1	1.6.1
10	c. TLB	1	1	3	1	1.6.1
11	Consider a system consisting of processes P1, P2, Pn. each of which has a unique priority	5	2	2	3	3.7.1
	, Pn, each of which has a unique priority					
	number. Write a monitor that allocates three					
	identical printers to these processes, using the					
	priority numbers for deciding the order of allocation.					
	type resource = monitor					
	var P: array[02] of boolean;					
	X: condition;					
	procedure acquire (id: integer, printer-id:					
	integer);					
	begin					
	if P[0] and P[1] and P[2] then X.wait(id)					
	if not P[0] then printer-id := 0;					
	else if not P[1] then printer-id := 1;					
		1		1		

	P[printer-id]:=true; end procedure release (printer-id: integer) begin P[printer-id]:=false; X.signal; end begin P[0] := P[1] := P[2] := false; end					
12	Five processes, a printer, a scanner, a card reader, a disk file and a disk drive is available in a system. The requests and the allocations are given in the following table Requests	5	4	2	3	3.7.1
13	When do page faults occur? Describe the actions taken by the operating system when a page fault occurs. A page fault occurs when an access to a page that has not been brought into main memory takes place.	5	3	3	2	2.7.1

	The operating system verifies the memory access, aborting the program if it is invalid. If it is valid a free frame is located and I/O requested to read the needed page into the free frame. Upon completion of I/O, the process table and page table are updated and the instruction is restarted.					
14	Calculate the number of bits required in the address for memory having size of 16 GB. Assume the memory is 4-byte addressable. Let 'n' number of bits are required. Then, Size of					
	memory = 2^n x 4 bytes. Since, the given memory has size of 16 GB, so we have-					
	$2^{n} \times 4 \text{ bytes} = 16 \text{ GB}$	5	3	3	3	3.7.1
	$2^{n} \times 4 = 16 \text{ G}$					
	$2^{n} \times 2^{2} = 2^{34}$					
	$2^{n} = 2^{32}$					
	\therefore n = 32 bits					
15	Draw the Gantt chart for the following scenario (using Round robin algorithm) with time slot "3".	5	4	2	3	3.7.1
	Process CPU time Arrival time 1					
Instruc	Part – C (2 x 10 = 20 Marks) tions: Answer All					
16.a	Consider the following snapshot of a system: Process Allocation Max Available ABCD ABCD ABCD	10	4	2	3	3.7.1

P0					
16.b Consider a scenario where the following processes are arriving in the given time and their CPU burst is given in the milliseconds Process Time Burst time 1 0 5 2 2 8 3 4 7 4 5 10 5 6 4 Which of the following algorithm would be more suitable for this given scenario to yield best average waiting and average turnaround time? 1. Shortest remaining time first 2. Shortest job first Justify your answer whether the preemptive scheduling or non-preemptive scheduling or non-preemptive scheduling work well for this case. And also specify the difference in the average waiting time by those two algorithms. Answer: SRTF is SJF with Pre-emption Gantt Chart for both SJF and SRTF SJF: Avg WT =8 Avg TAT = 14.8 SRTF: Avg WT = 7.6 Avg TAT = 14.4	10	4	2	3	3.7.1

	SRTF is preferred for this processes.					
17.a	Associate the technique used for Structuring the page table, Case 1: There might be a case where the page table is too big to fit in a contiguous space may have a hierarchy with several levels.	10	2	3	3	3.7.1
	Case 2: Identify the approach is used to handle address spaces that are larger than 32 bits.					
	Some of the common techniques that are used for structuring the Page table are as follows:					
	 Hierarchical Paging Hashed Page Tables 					
	Hierarchical Paging					
	Another name for Hierarchical Paging is multilevel paging.					
	 There might be a case where the page table is too big to fit in a contiguous space, so we may have a hierarchy with several levels. In this type of Paging the logical address space is broke up into Multiple page tables. Hierarchical Paging is one of the simplest techniques and for this purpose, a two-level page table and three-level page table can be used. 					
	Two Level Page Table					
	Consider a system having 32-bit logical address space and a page size of 1 KB and it is further divided into:					
	Page Number consisting of 22 bits.Page Offset consisting of 10 bits.					
	As we page the Page table, the page number is further divided into:					
	 Page Number consisting of 12 bits. Page Offset consisting of 10 bits. 					

Thus the Logical address is as follows:

200	Page N	Number	Page
P	1	P2	d

In the above diagram,

P1 is an index into the **Outer Page** table.

P2 indicates the displacement within the page of the **Inner page** Table.

As address translation works from outer page table inward so is known as **forward-mapped Page Table**.

Below given figure below shows the Address Translation scheme for a two-level page

level scheme then the addresses will look like this:

outer page	inner page	offset
p1	p2	d
42	10	12

Thus in order to avoid such a large table, there is a solution and that is to divide the outer page table, and then it will result in a **Three-level page table:**


	2nd outer page	outer page	inner page	offset
	p1	p2	p2	d
ı	32	10	10	12

Hashed Page Tables

This approach is used to handle address spaces that are larger than 32 bits.

- In this virtual page, the number is hashed into a page table.
- This Page table mainly contains a chain of elements hashing to the same elements.

		1	I	I	I	1
	Each element mainly consists of:					
	 The virtual page number The value of the mapped page frame. 					
	3. A pointer to the next element in the linked					
	list.					
	Given below figure shows the address translation					
	scheme of the Hashed Page Table:					
	p d r d Physical Address r d s p					
17.b	In an Operating system, the OS doesn't care about the User's view of the process. It may divide the same function into different pages and those pages may or may not be loaded at the same time into the memory. It decreases the efficiency of the system. So identify which technique is suitable to overcome the drawback and also helps out in better efficiency and performances.	10	4	3	3	3.7.1
	Segmentation					
	In Operating Systems, Segmentation is a memory management technique in which the memory is divided into the variable size parts. Each part is known as a segment which can be allocated to a process.					
	The details about each segment are stored in a table					
	called a segment table. Segment table is stored in one (or many) of the segments.					



Question Paper Setter

Approved by Audit Professor/ Course Coordinator