

UNIT - II

→ (About process)

- process synchronization
- CPU scheduling
- Real time Scheduling
- Deadlocks


Topics covered

Process's Synchronization

- ↳ co-ordinate & execute
- ↳ No 2 process can have access to the same shared data & resources

critical section / region
accesses
↳ shared resource

Types of solutions to CS prg



Peterson's solution

→ applicable for 2 processes

→ Turn [n] & Flag [2]

int variable

whose turn

is it to access

boolean array.

indicates if the process
is ready to enter CS

flag[i] == true

[Pi is ready to
enter .]

do
{
 i:
 lib:
 {
 j:
 }

flag[i] = true;

turn = j


while (flag[j] && turn == j);

//critical section

flag[i] = false

//remainder section

{ while (true); }



Generally

$i \rightarrow$ current process
 $j \rightarrow$ next process

$flag[i]$	P_i (start)	i	P_j	$flag[j]$
F	$flag[i] = T$	j	(Now P_j wants CS)	F
T	$turn = j$	j	while() \rightarrow True	
	$while() \rightarrow$ False		\downarrow waits	
	\downarrow access CS			
F	$flag[i] = F$		while() \rightarrow False	
			\downarrow access CS	

- Mutual exclusion
- Progress
- Bounded waiting

} Solution addresses
3 conditions to solve CS

Limitations

- only 2 processes
- Busy waiting

Hardware Solution

- idea of locking

- Uniprocessor ^{Disable}
↳ No interrupts.

- No preemption
(switching).


- Not scalable

- Modern machines

- Atomic → non-interruptible.

- Either test memory word & set value

- Or swap contents of two memory words.



Test & Set Lock

do {

acquire lock

critical section.

release lock

remainder section.

} while (True);

Eg:

bool TestAndSet (bool *target)

{

bool rv = *target;

*target = True

return rv;

}

do {

while (TestAndSet (Block));

/ do nothing.

// CS

lock = false

/ remainder section.

} while (True);

Compare & swap

do {

while (compareAndSwap (&lock, 0, 1) != 0);
 // Does nothing

// Critical Section

lock = 0;

// remainder section

{ while (true);

compareAndSwap (*lock, orig, exp)

if (*lock == orig)

*lock = exp.

return ~~false~~; false

}

return true;

{

bounded mutual exclusion { waiting & } with TSL

do {
 waiting[i] = True;

 key = True

 while (waiting[i] && key)

 key = TestAndSet (& lock);

 waiting[i] = False

// critical section

determines next turn {
 j = (i+1) % n
 while ((j != i) && !waiting[j])
 j = (j+1) % n

if (j == i)

 lock = False

else
 waiting[j] = False

// remainder section

} while (True);

Mutex Locks

→ acquire()
→ release()

acquire()

۳

```
while (!available);  
    // Waits
```

available = false;

۵

release()

۳

available
= true;

۳

do 3

acquire lock

Critical section

release lock

remainder section

Semaphores

→ No busy waiting

→ Semaphore variable } → \$
 Mutex variable

```

graph LR
    operations[operations] --> wakeUp[wakeup()]
    operations --> block[block()]
    operations --> signal[signal()]
    operations --> wait[wait()]
    wakeUp --> block
    wakeUp --> signal
    block --> signal
    signal --> wait
  
```

The diagram illustrates the relationships between various system calls and events:

- Operations** leads to **wakeup()**, **block()**, **signal()**, and **wait()**.
- wakeup()** leads to **block()** and **signal()**.
- block()** leads to **signal()**.
- signal()** leads to **wait()**.

```

do
{ wait(s)
  CS
  Signal(s)
  remainder
{ while (1);

```

block() - place the process in the waiting queue.

wakeup() - remove one of the processes in the waiting queue it in the ready queue.

wait(s)

```

{ while (s <= 0);
  s--;


```

```

}
Signal(s)
{ s++;
}

```

Deadlock



Classical probs.

- Must avoid deadlock

- ① \Rightarrow Bounded - Buffer Producer / consumer } Prob
- ② \Rightarrow Readers & Writers
- ③ \Rightarrow Dining Philosophers (monitors)

① \Rightarrow

Shared data

Semaphore full
empty
mutex




Initial

full = 1

empty = n = 10

mutex = 1



Buffer

Shared data

Producer

do
{

 wait(empty);
 wait(mutex);

 signal(mutex);
 signal(full);

} while(1);


Consumer

do {

 wait(full);
 wait(mutex);

 signal(mutex);
 signal(empty);

} while(1);



⇒ Multiple readers can read

↓ Access the shared data

Reader

```
do {
    wait (mutex);
    readcount++;
    if (readcount == 1)
        wait (rw-mutex);
    signal (mutex)
```

// reading performed .
wait (mutex);
readcount --;

```
if (readcount == 0)
    signal (rw-mutex);
signal (mutex);
```

} while (True);


⇒ Single writer can write

↓ Access the shared data

Writer

```
do {
    wait (rw-mutex);
    // writing is
    // performed .
    signal (rw-mutex);
```

} while (True) .



↑ → chop stick

States

thinking
(not eating)

eating
(needs 2 chopstick)

requires
⇒ Eating 2 chopstick
left right

Philosopher

do {

wait (chopstick [i]);

wait (chopstick [(i+1) % 5]);

// eat



signal (chopstick [i]);

Signal (chopstick [(i+1) % 5]);



// think




} while (True)

FCFS
First come first serve

chart



P₂ P₃ P₁



Average waiting time

$$= \frac{0+3+6}{3} = 3$$


Average turnaround

$$= \frac{3+6+30}{3} = 13$$

CPU scheduling

FIFO - First Come First Serve → Non preemptive

	Burst Time
P ₁	24
R ₂	3
P ₃	3



Assume arrived time
= 0ms

$$\text{Average waiting time} = \frac{0 + 24 + 27}{3} = \frac{51}{3} = 17 \text{ ms}$$

$$\text{Average turnaround time} = \frac{24 + 27 + 30}{3} = 8 + 9 + 10 = 27 \text{ ms}$$


WT	= 17 ms
TT	= 27 ms

SJF - Shortest Job First

Non preemptive

Preemptive
↳ switching

Non-preemptive
↳ switching X



$$WT = \frac{0+3+6}{3} = 3 \text{ ms}$$

$$TT = \frac{3+6+30}{3} = 1+2+10 = 13 \text{ ms}$$

$WT = 3 \text{ ms}$
$TT = 13 \text{ ms}$

Assumption of SJF
is SRT


Shortest RunTime Scheduling

Turnaround Time
 $TT = WT + BT$
Waiting Time + Burst Time

Priority

<u>Priority</u>		Burst time
2	P ₁	24
1	P ₂	3
3	P ₃	3

| Low number
High priority



$$WT = \frac{0+3+27}{3} = 10 \text{ ms}$$

$$TT = \frac{3+27+30}{3} = 20 \text{ ms}$$

$WT = 10 \text{ ms}$
$TT = 20 \text{ ms}$


Round Robin

~~Prec-emption~~

P ₁	24
P ₂	3
P ₃	3

~~turn share =~~

time quantum = 2ms.



$$\begin{aligned}
 WT &= \frac{0 + 2 + 4 + 6 + 8 + 9 + 10}{3} \\
 &= \frac{39}{3} = 13 \text{ ms.}
 \end{aligned}$$


$$TT = \frac{39 + 30}{3} = 23 \text{ ms}$$

$$\begin{aligned}
 WT &= \frac{P_2 + (2 + (8 - 4))}{3} \\
 &\quad + \frac{P_3 + (4 + (9 - 6))}{3} \\
 &\quad + \frac{(0 + (6 - 2) + (10 - 8))}{3} \\
 &= \frac{6 + 7 + 6}{3} \\
 &= \frac{19}{3} = 6.33 \text{ ms.}
 \end{aligned}$$

$$\begin{aligned}
 TT &\stackrel{\cancel{WT}}{=} \frac{((6 + 24) + (6 + 3) + (7 + 3))}{3}
 \end{aligned}$$

$$\begin{aligned}
 &= \frac{30 + 9 + 10}{3} \\
 &= 16.33 \text{ ms}
 \end{aligned}$$

	Arrival Time	Burst
P ₁	0	7
P ₂	2	4
P ₃	4	1
P ₄	5	4



W.I.L = ~~4~~ 10000 +

PID	Priority	Arrival	Burst	Comp.	TT	W _i
P ₁	2 (low)	0	25 4	25	25	21
P ₂	4	1	22 2	22	21	19
P ₃	6	2	21 3	21	19	16
P ₄	10	3	12 5	12	9	4
P ₅	8	4	19 1	19	15	14
P ₆	12 (high)	5	9 4	9	4	0
P ₇	9	6	18 6	18	12	6


Multi level Queue Scheduling

80% CPU → foreground process .

20% CPU → background process .

Multi level Feedback Queue

Every queue → unique time quantum.



Real Time CPU Scheduling


hard

→ strict requirement

soft

→ lenient .

ee



Monotonic Scheduling


short time = high priority
long periods = low priority

Each process
↳ unique burst time


Earliest Deadline First (EDF)

- Not periodic
- Not equal burst time per cycle


burst
= periods



Deadlock



Each process waits for another for resource.



Request

available
= 1

allocate

else

wait

Use

User
resource

Release

release
the
resource

Characterization :-

→ Mutual exclusion

→ Hold & wait

→ No preemption


→ Circular wait

R_j Use (Hold)

P R_1 R_2 R_3

{ wait

won't release or
switch without
process completion






Request for a resource
held by another
process

Resource allocation graph

Request
edge

$P_i \rightarrow R_j$

Assignment
edge $R_j \rightarrow P_i$



Deadlock Avoidance

Banker's Algo

③ Available

R1	R2	R3
5	4	3

Need

② Max

① Allocation

	R1	R2	R3
P1	5	7	3
P2	5	6	2

	R1	R2	R3
P1	1	0	1
P2	2	3	2

Safe Sequence : P₁ P₂ (no deadlock in this sequence execution)

Non allocated resources

Need = Max - Allocation

$$= \begin{bmatrix} 0 & 2 & 1 & 0 \\ 0 & 6 & 5 & 2 \\ 1 & 3 & 6 & 6 \\ 2 & 6 & 5 & 2 \\ 0 & 6 & 5 & 6 \\ 0 & 6 & 5 & 6 \end{bmatrix} - \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 2 & 3 & 1 \\ 1 & 3 & 6 & 5 \\ 0 & 6 & 3 & 2 \\ 0 & 0 & 1 & 4 \end{bmatrix}$$

$$= \begin{bmatrix} 0 & 1 & 0 & 0 \\ 0 & 4 & 2 & 1 \\ 0 & 0 & 0 & 1 \\ 1 & 0 & 2 & 0 \\ 0 & 0 & 2 & 0 \\ 0 & 6 & 4 & 2 \\ 0 & 0 & 0 & 0 \end{bmatrix}$$

Need

	A	B	C	D
P1	0	1	0	0
P2	0	4	2	1
P3	1	0	0	1
P4	0	0	2	0
P5	0	6	4	2

Condition

②

$$\textcircled{2} \quad \text{Need}_j \leq \underbrace{\text{Work}_j}_{\text{Available}} \quad \text{Work}_j$$

$$P_1 \rightarrow (0, 1, 0, 0) \leq (1, 5, 2, 0) \checkmark$$

$$P_2 \rightarrow (0, 4, 1, 1) \leq (1, 5, 2, 0) \cancel{\checkmark}$$

$$P_1 \Rightarrow \text{work} = \text{work} + \text{Allocation}$$

$$\text{work} = (1, 5, 2, 0) + (0, 1, 1, 0)$$

$$\text{work} = (1, 6, 3, 0)$$

$$P_2 \rightarrow (0, 4, 2, 1) \leq (1, 6, 3, 0) \checkmark$$

$$P_2 \Rightarrow \text{work} = \text{work} + \text{Allocation}$$

$$\text{work} = (1, 6, 3, 0) + (1, 2, 3, 1)$$

$$\text{work} = (2, 8, 6, 1)$$

$$P_3 \Rightarrow \text{work} = \text{work} + A$$

$$(1, 0, 0, 1) \leq (2, 8, 6, 1) \checkmark$$

$$P_3 \Rightarrow \text{work} = \text{work} + \text{Allocation}$$

$$= (2, 8, 6, 1) + (1, 3, 6, 5)$$

$$= (3, 11, 12, 6)$$

$$\Rightarrow (1, 0, 0, 1) \leftarrow (16, 3, 0)$$


$$\Rightarrow (0, 0, 2, 0) \leftarrow (16, 3, 0) \quad \checkmark$$



(1)

> vi fi.sh.

Create file .



Save & quit Esc :wq .

> sh fi.sh

Execute .

Logical program

page 0
page 1
page 2
page 3

Logical Address

Page

Table

0	2
1	3
2	4
3	1

page 3 is allocated to fragment 1

Main memory

page 0	0
page 1	1
page 2	2
	3
	4
	5
	6
	7
	8

These partitions are called fragments.

In segmentation, segments are of variable size.

In paging, segments are of equal size.

In paging → In a page there are multiple pages.

Fragmentation

Allocation

Contiguous

Fixed

Variable


→ limit size

→ Internal fragmentation

→ No

multiprog.


→ Not necessary to be equal size




{ 1 Partition

Fragmentation

Internal



External



OVERCOME:

→ allow dynamic allocation


P₄ of size 4 cannot be allocated even though there is space.

OVERCOME:

Move the process to one end & have free space to the other end

Partition Allocation Algorithm

→ First fit.




Variable Part.
Demerits

→ complex memory
allocation


→ External
fragmentation.

Best fit



finds the best fit

worst fit



finds the biggest hole to fit



Problem

212 417
P₁ P₂

112
P₃


426
P₄? .

First fit




P₄ waits

Best fit (cool!)



Worst fit




P₄ waits

Non Contiguous

Paging

Segmentation

PAGING:



The physical address space is conceptually divided into frames.

Page size = frame


Pg No	Page offset
-------	-------------

refers size.

LOOK-UP

→ Pg No / offset

→ Generate number



PTBR → Base Register = 8

PTLR → Length Register = 1

PT
Page Table

Problem

→ Each reference requires 2 memory access.
 ↴ or overcome by special hardware (cache).

↙
associative
memory (or)

Translation look-aside
buffer

Effective Access Time (EAT) = $(1+\epsilon)x + (2+\epsilon)(1-x)$

$$= 2 + \epsilon - \alpha$$


ϵ — Associative Lookup.

α — Hit ratio.

↓ possibility test
the pg is there in the
TLB.

Memory Protection

(1 bit)



PG1
PG2
PG3

1	V	Valid
2	V	
3	V	
4	i	Invalid
5	i	

PT

Page Fault

↳ Not correctly loaded

↳ Check valid memory

Yes

Good


No

Terminate.

Process Synchronization

↳ coordinating execution so no two process can have access to the same shared data and resources.


Critical Section



S/w Solution

→ applicable for a process

→ Classical Problems

- ↳ Bounded Buffer 
- ↳ Producer - consumer 
- ↳ Dining Philosophers 

Peterson's solution

→ algorithm deals with 2 variables

→ turn and flag
(int) (flag).

flag → True : Process is ready to enter.



$\{$
flag[i] = true;

turn = j;

while (flag[j] && turn == j);

critical section

flag[i] = false;

remainder section

$\}$ while (true);

waiting = busy waiting.

Conditions addressed

(i) Mutual exclusion

(ii) Progress

(iii) Bounded waiting

Limitations

→ 2 process

→ Busy waiting.

H/W solution

→ uses h/w
→ idea: locking
→ uniprocessors.


↳ No preemption

→ Not Scalable.

↳ Modern machines have atomic h/w.

① TSL

① Test and Set Lock



② No preemption

```
bool TestAndSet (bool *target)  
{  
  bool rv = *target;  
  *target = True;  
  return rv;  
}
```

Improvised version

```
bool waiting [n]    { initially both are  
bool lock            set to false
```

```
do {  
    waiting [i] = True;  
    key = True;  
    while (waiting [i] && key)  
        key = TestAndSet (&lock);
```

waiting [i] = False;

CS

$$j = (i+1) \% n;$$

while ($[j] = i$ && !waiting [j])

$$j = (j+1) \% n;$$

if ($i == j$)

lock = False;

else

waiting [j] = False


RS

} while (True);


~~~~~ MUTEX ~~~~~  
~~~~~ LOCKS ~~~~~.

Shared Pages


Process 1




PT for process 1



Process 2




PT - P2




Process 3



PT - P3




main memory



Structure of Page Table

1. Two level PT





2^{32} → Main memory.

2^{12} → Page size.


$\frac{2^{32}}{2^{12}} = 2^{20} \Rightarrow$ No of entries in the Page table.

2. Hierarchical







Main
memory



Dashed Page Table




10000




Student ID 10,000

| |
|-----|
| 1 |
| 2 |
| 3 |
| 4 |
| 5 |
| 6 |
| 7 |
| 8 |
| 9 |
| 10 |
| 11 |
| 12 |
| 13 |
| 14 |
| 15 |
| 16 |
| 17 |
| 18 |
| 19 |
| 20 |
| 21 |
| 22 |
| 23 |
| 24 |
| 25 |
| 26 |
| 27 |
| 28 |
| 29 |
| 30 |
| 31 |
| 32 |
| 33 |
| 34 |
| 35 |
| 36 |
| 37 |
| 38 |
| 39 |
| 40 |
| 41 |
| 42 |
| 43 |
| 44 |
| 45 |
| 46 |
| 47 |
| 48 |
| 49 |
| 50 |
| 51 |
| 52 |
| 53 |
| 54 |
| 55 |
| 56 |
| 57 |
| 58 |
| 59 |
| 60 |
| 61 |
| 62 |
| 63 |
| 64 |
| 65 |
| 66 |
| 67 |
| 68 |
| 69 |
| 70 |
| 71 |
| 72 |
| 73 |
| 74 |
| 75 |
| 76 |
| 77 |
| 78 |
| 79 |
| 80 |
| 81 |
| 82 |
| 83 |
| 84 |
| 85 |
| 86 |
| 87 |
| 88 |
| 89 |
| 90 |
| 91 |
| 92 |
| 93 |
| 94 |
| 95 |
| 96 |
| 97 |
| 98 |
| 99 |
| 100 |

10,000



Inverted Page Table



ARM

→ uses 2 level Page Table.

→ First level - 16 kB size

each entry - 1 MB size
(sections)

→ Second Level - 1 kB size

each entry - 4 kB (pages)

→ TLB - 16 MB sections,

64 1 kB pages


→ ARM V4, V5 \Rightarrow sub pages

→ 4 kB $\xrightarrow{\text{page}}$ 1 kB sub pages

→ 64 page \Rightarrow 16 kB subpages

→ 2 independent pagetables


16 kB
64 kB



Segmentation

Paging \rightarrow pages are fixed equal size.
internal fragmentation.

Segmentation \rightarrow segment, variable size.



STBR - Segment Table Base Register

STLR - Segment Table Length Register

* Protection bit


$\Rightarrow 0$ - illegal segment


$\Rightarrow 1$ - protected

\Rightarrow ^{write}r/w/e

$\begin{matrix} \text{read} & \text{execute} \end{matrix}$


privileges






Paged Segmentation

Logical address \Rightarrow seg no, pg no, offset







Intel 32 & 64 bit Architecture

Pentium.

UNIT - 4

Virtual Memory
Need:



Upon completion of 0, 3, 2
→ 0, 3, 2 are swapped with 1, 4.

Advantage


→ Prog can be > physical memory & still execute.

Virtual Address Space

→ Set of all virtual address space

→ CPU generated.

Shared Library



Shared pages reduce size.

Instead of being duplicated for each process.

Demand Paging

↳ Pages are allocated to the frames in the main memory according to need (or) demand to be executed.

Page Table

| | 2 | V | valid/invalid bit. |
|---|---|---|--------------------|
| 0 | | | |
| 1 | | 1 | |
| 2 | 5 | V | |
| 3 | 4 | V | |
| 4 | | 1 | |

| | |
|----|-----------|
| 0 | / / / / / |
| 1 | |
| 2 | 0 |
| 3 | / / / / / |
| 4 | 3 |
| 5 | 2 |
| 6 | / / / / / |
| 7 | |
| 8 | |
| 9 | |
| OS | |

V → Valid.

↳ allocated


1 → Invalid

↳ not allocated

~~Page fault~~
 User accesses a page that is not loaded
 in the main memory.

Like: Access of Page 1 → causes
 Page Fault.

Procedure for handling Page Fault



H/W

Page Table & Disk.

Performance

↓
 Memory access time (MAT)

10 to 200 ns

Page Fault
 time (PFT)
 (Time taken to follow page fault process)

0.03

Effective Access Time.

$$EAT = (1-p)ma + p \times Pft$$

$$0 < p < 1$$

like

probability.

①

→ Interrupt

→ Save states

→ Control given to another work

②

Advantage

- Prog large can be executed.
- Effective memory usage
- Base to multiprog

Disadvantage

- Takes time for rectification