


Unit-IV

VHDL HDL

Levels of design description

(1) Gate level modeling

- Design is carried out in terms of basic gates.
- All ^{basic} gates are available as ready modules called primitives.



module half-adder (sum, carry, a, b);

output sum, carry;

input a, b;

xor xi (sum, a, b);

and ra (carry, a, b);

endmodule

(2) Data flow modeling

All operations on signals and variables are represented in terms of assignments.

The syntax for continuous assignments is:

assign [delay] LHS_net = RHS_expression

module df_half_adder (sum, carry, a, b);

output sum, carry;

input a, b;

assign #4 sum = a ^ b;
assign #3 carry = a & b;
end module.

(3) Behavioral level modeling

The design is described using procedural constructs.

These are:

- (a) Initial statement - This statement executes only once.
- (b) Always statement - This executes in a loop.

only register data type can be assigned a value in either of these statements.

module beh_half_adder (sum, carry, a, b);
output sum, carry;
input a, b;

always @ (a or b)

begin

sum = a ^ b;

carry = a & b;

end

end module.

Ports

Keyword

input

output

inout

Type of port

I/O port

OP port

Bidirectional port

Data types

① Net -

② Register -

connections b/w hardware elements
represents ddra storage elements.

(3) Time

Value

Eg:-

Net types

wire, bus, wire, word, binand, lined /

- Represents physical connection b/w structural elements.
- Its value is determined from value of its drivers.
- It has continuous assignments or gate o/p.
- Default value is 'z'.

Eg:- wire Reset;

Register types

- Represents data storage elements.
- It is assigned values only within an always statement or initial statement.
- Default value is 'x'.

Eg:- reg CLK;

initial

begin

CLK = 1'b0;

#10 CLK = ~ CLK;

end.

(1) Integer — contains integer variable

Eg:- integer count;

integer addr [3:0];

(2) Real — specifies the variable in decimal notation or in scientific notation.

Eg:- real pwd;

initial

begin

pwd = 2.13;

end.

(3) Time - used to store and manipulate time values. stores simulation time. ③

Eg:-
initial
 currtime = \$time;
 // saves current simulation time.
end.

system basics

\$display - display values of variables or strings or expressions

\$time - returns current simulation time.

\$monitor - monitors a signal when its value changes

\$stop - puts simulation in interactive mode.

\$finish - terminates simulation.

Comments

(1) single line comments - starts with // . Verilog skips from that point to the end of the line.

(2) multiple line comment - starts with /* and ends with */.

\b - blank space

\t - tabs

\n - new line

Eg:- monitor (\$time, "%b\t,%b\n", a, b, sum);
 sum = %b\n;

value set

0 - Logic zero

1 - Logic one


X - unknown logic value

Z - high impedance

gate-type [instance name] [term1, term2, ..., termn];


Multiple I/p

Eg:- and g1 (cout, a, b);
 nand g2 (cout, a, b);
 or g3 (cout, a, b);
 nor g4 (cout, a, b);
 xor g5 (cout, a, b);
 xnor g6 (cout, a, b);



Eg:- buf g1 (fan0, fan1, fan2, fan3, clk);
 notfo g2 (status, status, ready);

Tristate gates



Eg:- bufif1 g1 (cout, in, control);

↳ out = in if control=1. else out = z.

but if0 g1 (cout, in, control);

↳ out = in if control=0, else out = z.


illy,

notifo g1 (cout, in, control);

notif1 g1 (cout, in, control);

notif0 g1 (cout, in, control);

(1)



| sel | out |
|-----|-----|
| 0 | a |
| 1 | b |

| sel | 0 | 1 | 0 | 1 |
|-----|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |

module mux (out, a, b, sel);

output out;

input a, b, sel;

wire compsel;

wire y0, y1;

not g0 (compsel, sel);

and g1 (y0, a, compsel);

and g2 (y1, b, sel);

or g3 (out, y1, g2);

end module;

Note delays with rise, fall and turn off

Eg:- and # (3, 5) y1 cout, a, b) // rise = 3, fall = 5

and # (3, 4, 5) y1 cout, a, b) // rise = 3, fall = 4, turn off = 5

turn-off delay \rightarrow transition from high impedance (2) to another value (0, 1, X). Is turn off delay.

Data flow modeling

continuous assignments

```
assign lhs-target = rhs-exp;
```

Eg:-

```
wire c, a, b;
```

```
assign c = a + b;
```

regular continuous assignment

Implicit continuous assignment

```
wire c = a & b;
```

Delays

Regular assignment delay

```
wire c, a, b;
```

```
assign #2 c = a & b;
```

Assignment takes effect with time delay of 2 time steps.


If a and b changes in value, program waits

for 2 time steps, computes value of c based on values of a & b at the time of computation, and assigns it to c.

Implicit continuous assignment delay off

structural gate level modeling of Full adder

(5)



```
module fa (cout, sum, a, b, cin);
```

```
output cout, sum;
```

```
input a, b, cin;
```

```
wire c1, c2, s1;
```

```
ha g1 (c1, s1, a, b);
```

```
ha g2 (c2, sum, s1, cin);
```

```
or g3 (cout, c1, c2);
```

```
end module;
```

Test bench

```
module fa_tb;
```

```
wire cout, sum;
```

```
reg a, b, cin;
```

```
fa f1 (cout, sum, a, b, cin);
```

initial

```
begin
```

```
a = 1'b0; b = 1'b0; cin = 1'b0;
```

```
#5 a = 1'b0; b = 1'b0; cin = 1'b1;
```

```
#5 a = 1'b0; b = 1'b1; cin = 1'b0;
```

```
#5 a = 1'b0; b = 1'b1; cin = 1'b1;
```


```
#5 a = 1'b1; b = 1'b1; cin = 1'b0;
```

```
#5 a = 1'b1; b = 1'b1; cin = 1'b1;
```

```
#5 a = 1'b1; b = 1'b1; cin = 1'b1;
```

```
#5 a = 1'b1; b = 1'b1; cin = 1'b1;
```

```
#5 a = 1'b1; b = 1'b1; cin = 1'b1;
```



$$a = 100000$$

$$b = 1010$$

$$cin = 111$$

$$1'b0;$$

$$1'b1;$$

$$1'b0;$$

$$1'b1;$$

$$1'b0;$$

$$1'b1;$$

$$1'b0;$$

$$1'b1;$$

$$1'b0;$$

$$1'b1;$$

$$1'b0;$$

Year
1

end.

modul

initial : $c = \frac{1}{2} b$, $a = \frac{1}{2} b$, $s = 0$, $g = 0$, $l = 0$, $m = 0$, $n = 0$, $o = 0$, $p = 0$, $q = 0$, $r = 0$, $t = 0$, $u = 0$, $v = 0$, $w = 0$, $x = 0$, $y = 0$, $z = 0$, $sum = \frac{1}{2} b$, count = $\frac{1}{2} b$

Chlorine, $a = n$, $\text{Cl}_2\text{O}_7 = 0.6 \text{ m}$, $n =$


21/00

cin, sum, cout,

Q →

10

```
initial #40 fstop;  
endmodule
```



```

module rca Cout, sum, q, b, cin;
    output cout;
    output sum;
    input [3:0] a, b;
    input cin;
    wire [4:0] sum0, q0, b0, cin0;
    wire [4:0] sum1, q1, b1, cin1;
    wire [4:0] sum2, q2, b2, cin2;
    wire [4:0] sum3, q3, b3, cin3;
    fa g0 ((sum0, q0), a0, b0, cin0);
    fa g1 ((sum1, q1), a1, b1, cin1);
    fa g2 ((sum2, q2), a2, b2, cin2);
    fa g3 ((sum3, q3), a3, b3, cin3);
endmodule

```

Test bench

```

module tb;
    reg [7:0] a, b;
    wire cout;
    wire [7:0] sum;
    reg [3:0] a, b;
    reg cin;
    wire [7:0] r1, Cout, sum, a, b, cin;
endmodule

```

initial

```

begin
    a = 4'b1010; b = 4'b1111; cin = 1'b0;
    #10 a = 4'b1110; b = 4'b1100; cin = 1'b1;
    #10 a = 4'b0110; b = 4'b1001; Cin = 1'b1;
    #10 a = 4'b1001; b = 4'b1100; cin = 1'b0;
end

```


initial

```

initial
$monitor ("time, a=%b, b=%b, cout=%b, sum=%b", cin, a, b, cout, sum);
initial #50 $stop;
endmodule

```

1-bit comparator



| a | b | l | g | e | c |
|---|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |

1

0

1

0

0

1

1

0

0

1

1

0

0

1

1

0

0

1

1

0

0

1

1

0

0

1

1

0

0

1

1

0

0

less = $\bar{a}b$

greater = $a\bar{b}$

equal = $\bar{a}\bar{b} + a\bar{b}$

module comp_L_bit (a, b, lesser, greater, equal);

```

Input a;
Input b;
Output lesser;
Output greater;
Output equal;
wire x, y, l, m;
not g1 (x, a);
not g2 (y, b);
and g3 (greater, a, y);
and g4 (lesser, x, b);
and g5 (l, x, y);
and g6 (m, a, b);
or g7 (equal, l, m);
endmodule

```

test bench

Module comp_L_bit_tb();

reg a;

reg b;

wire lesser, greater, equal;

comp_L_bit c1 (a, b, lesser, greater, equal);

initial

begin

a = 1'b0; b = 1'b0;

#10 a = 1'b1; b = 1'b0;

#10 a = 1'b1; b = 1'b1;

#10 a = 1'b1; b = 1'b1;

end

initial

\$monitor (@time, "%b, %b,


%b, lesser=%b, greater=%b,

equal=%b", a, b, lesser, greater, equal);

initial #40 \$stop;

2 - to - 4 decoder

| E | A | B | D ₀ | D ₁ | D ₂ | D ₃ |
|---|---|---|----------------|----------------|----------------|----------------|
| 1 | x | x | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |



(using standard combinational logic)

```

module decoder (d, a, b, e);
    output [3:0] d;
    input a, b, e;
    wire abar, bbar, ebar;
    nor n1 (abar, a);
    nor n2 (bbar, b);
    nor n3 (ebar, e);
    nand n4 (d[0], abar, bbar, ebar);
    nand n5 (d[1], abar, b, ebar);
    nand n6 (d[2], bbar, a, bbar, ebar);
    nand n7 (d[3], a, b, ebar);
endmodule

```

3 bit decoder
assign

Operator types

1) Arithmetic

* - multiply

/ - divide

+ - add

- - subtract

% - modulus

** - power (exponent)

2) Unary

+ - positive

- - negative

3) Logical

! - logical negation (performs complement)

&& - logical AND

|| - logical OR

> - greater than

< - less than

>= - greater than or equal

<= - less than or equal

5) Equality

= = - equality

!= - inequality

6) Bitwise

~ - bitwise negation

& - bitwise AND

||| - bitwise OR

^ - " XOR

^~ or ~^ - bitwise XNOR

shift

>> - Right shift << - Left shift

>>> - Arithmetic right shift

<<< - Arithmetic left shift

concatenation - { }

conditional - ?:

Behavioral Modeling

- A module may contain arbitrary no. of initial or always statements
- These execute concurrently with respect to each other.
- All always & initial statements execute concurrently starting at time 0.

Initial statement

- executes only once.
- begins ~~with~~ execution at start of simulation
- at time 0

Always statement

- executes repeatedly
- starts at time 0

Eg:- always
clk = ~clk → executes loop indefinitely

Timing controls

- ① delay control
- ② Event control
- ③ Level-sensitive control.

Delay control

Regular delay control

delay procedural statements

Eg:-
initial
begin
3. a = 4'b1000;
6. a = 4'b1010;

initial
// executed at time 0.
After 3 time units
isr assignment is
executed.

Intra - assignments delay control

initial
begin

$x = 0; y = 0;$

$z = #10 x * y;$

end.

// The value of x and y is assigned at time = 0 and then evaluates $x * y$ and then waits for 10 time units to assign value to z .

③ Event control

① (negedge clk); → executes following block at -ve edge of the variable clk.

② (posedge clk) — executes at +ve edge

③ clk — executes at both edges

④ (posedge clk1 or negedge clk2)

↳ executes at 2 cases

① whenever clk1 changes from 0 to 1

② clk2 changes from 1 to 0

⑤ Level sensitive timing control

Eg:- always


wait (enable)

go $cnt = cnt + 1;$

The event on enable is monitored continuously.

If enable is 0, then statement will not be executed. If enable is 1, then statement count is executed after 20 time unit.

D - flip flop (Behavioral modeling)



module dff (dout, din, clk);

output dout;

input clk, din;

reg dout;

initial.

dout = 1'b0;

always @ (posedge clk)

dout = din;

end module.

Block statements

① sequential block

- statements in sequential block execute in sequence.
- a delay value in each statement is relative
- in simulation time of execution of previous statement.

Syntax

begin

[: block_id { declarations }]

procedural_statements

end.

- A block can be labeled optionally. If labeled, reg. can be declared locally within the block.


- The value of local reg remain valid throughout the entire simulation.

Eg:- begin

#2 wave = 1;
#5 wave = 0;
#3 wave = 1;

end.

Assuming sequential block gets executed at 10 time units



② parallel block

→ statements executes concurrently

→ has delimiters fork (and join)

Syntax

fork

[: block_id { declarations }]

procedural statements

join.

Eg:-


fork.

#2 wave = 1;

#7 wave = 0;

#10 wave = 1;

join.



Procedural assignments

(1D)

- The assignments statements within an initial or an always statement is called procedural assignment.

```
always @ (clk)
begin
    reg count, z;
    count = count + 1;
    z = count;
end.
```

types

- (i) blocking procedural assignment
- * The assignment operator is '=' in blocking assignments.

* Blocking procedural assignment is executed before any of the statements that follow it are executed.

```
module fa (cdam, cout, A, B, cin);
output sum, cout;
input A, B, cin;
always @ (A or B or cin)
begin
    reg c1, c2, c3;
    sum = A & B & cin; // sum assignment occurs first, sum is computed
    c1 = A & B;
    c2 = B & cin;
    c3 = A & cin;
    cout = c1 | c2 | c3;
end
endmodule
```

Scanned by CamScanner

c) Non blocking assignments

+ here the execution is concurrent with that of
allowing assignment.

+ symbol \leftarrow is used.

Eg:- initial

begin

$A = 1'b0;$

$B = 1'b1;$

$C = 1'b0;$

end.

always @ (posedge clk)

begin

$A \leftarrow B;$

@ (negedge clk)

$C \leftarrow B + NC;$

$B \leftarrow C;$

end.

At the edge of the clk

→ values A, B, C are read and stored, B & NC are computed.

→ A is assigned the value of B i.e., 1

→ All these are done concurrently at the same time.

During -ve edge

→ C is assigned with the value of B and NC.

→ After 2 units delay, B is assigned with the value of C stored earlier.

If statement

```

if (condn)
    procedural statement 1
else if (condn 2)
    statements 2
else
    statement 3

```

Eg:-

```

module mux (cout, a, b, sel);
    output out;
    input a, b, sel;
    reg out;
    always @ (a, b)
        begin
            if (sel == 1'b0)
                out = a;
            else
                out = b;
        end
endmodule

```

case statement

case (case-expr)

default: covers all values that are not covered by case item expr.
endcase.

Eg:- Design of ALU

```

module alu (out, a, b, opcode);
    output [7:0] out;
    input [3:0] a, b;
    input [1:0] opcode;
    reg [7:0] out;

```

It is declared as reg because var. can be only as reg.

parameter

ADD = 2'b00,

SUB = 2'b01,

MUL = 2'b10,

DIV = 2'b11;

always @ (a, b, opcode)

case (opcode):

ADD : out = a+b;

SUB : out = a-b;

MUL : out = a*b;

DIV : out = a/b; (a >= 0) & (b > 0)

endcase

endmodule

Loop Statement

(i) forever loop → Repeated execution of a block in an endless manner

syntax

forever

procedural statement

* stopped using disable statement

Eg:-

always @ (posedge clk)

forever #2 clk = ~clk;

(ii) repeat loop

syntax

repeat (loop-count)

procedural statements

Eg:- always

(12)

```

begin
repeat (3)
begin
② (negedge CLK)
    M[1] = i#8;
    i = i + 1;
end

```

(3) while loop statement

If boolean expr. evaluated is true, the statement is executed and expression is evaluated and checked.

If false, loop is terminated and following statement is taken for execution.

Syntax → while (condition)
procedural statement

Eg:- always

begin

while (i < 8)

② (negedge CLK)

begin

end

end.

(4) for-loop statement

It has 4 parts.

(i) initial - assignment

(ii) condition

(iii) step - assignment

(iv) procedural statement

Syntax

for (initial-assign ; condn ; step-assignment)
 procedural statements

Eg:- always
 begin
 for (120 ; i < 8 ; i = i + 1)

Procedural continuous assignment

Types

- (i) assign and deassign procedural statements → assigns to reg
- (ii) force and release " " " → assigns to reg
(continuous) block
variable assignment

Assign - deassign

→ allows continuous assignments within behavioral block.

Eg:-

```
module clr(a, n, clk, pr);
  output [7:0] a;
  input [7:0] n;
  input clk, pr;
  reg [7:0] a;
```

Initial a = 8'h00;

always @ (posedge clk)

a = a + 1'b1;

always @ (clr or pr)

if (clr) assign a = 7'h00;

Eg:-

initial
begin

force s = a#6;

#3;

release s

end

D₀

0

1

0

0

```

else if (pr) assign a = 0;
else deassign a;
endmodule

```

(13)

- * If clr goes high, a is reset to 0.
- If preset goes high, a is set to a number specified as n.
- * These assignments will remain as long as clr and preset are active.
- * If clk goes low, then value of a is incremented at every the edge of the clk.

Force - release

- * similar to assign and deassign, which can be applied to nets and registers.


Gate level modeling of priority encoder

- If 2 or more inputs are equal to 1 at same time, ilp having highest priority will take precedence.
- The valid bit v is set to 1 when one or more ilp are equal to 1. If all ilp are 0, then valid bit is set to 0.

| Inputs | | | | Encode 0 | Encode 1 | Valid (v) |
|----------------|----------------|----------------|----------------|----------|----------|-----------|
| D ₀ | D ₁ | D ₂ | D ₃ | | | |
| 0 | 0 | 0 | 0 | X | X | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |

$$\begin{aligned} \text{encode } 0 &= D_2 + D_3 \\ \text{encode } 1 &= D_3 + D_1 \bar{D}_2 \\ \text{valid} &= D_0 + D_1 + D_2 + D_3 \end{aligned}$$

$$\text{encoder}(0) = D_2.$$




```

module priority_encoder [C encode 0, encode 1, valid, do, d1, d2, d3]
  output encode 0, encode 1, valid;
  input do, d1, d2, d3;
  wire y1, y2, y3;
  not g1(y1, d2);
  and g2(y2, d3);
  or g3(g1, d3, y2);
  or g4(g3, d1, y1);
  or g5(g4, d0, d1, d2);
endmodule

```

(14)

D-latch

```
module D-latch (q, qbar, d, c);
```

```
wire x1, x2, x3;
```

```
output q, qbar;
```

```
input d, c;
```

```
wire x1, x2, x3;
```

```
not 81 (x1, d);
```

```
nand 82 (x2, phi, c);
```

```
nand 83 (x3, x1, c);
```

```
nand 84 (q, x2, qbar);
```

```
nand 85 (qbar, x3, q);
```


```
endmodule.
```

switch-level modeling

Mos switches

Instantiation of nmos is,

nmos (out, in, control);




control

| nmos | 0 | 1 | X | Z |
|------|---|---|---|---|
| 0 | Z | 0 | L | L |
| 1 | Z | 1 | H | H |
| X | Z | X | X | X |
| Z | Z | Z | Z | Z |

- When control i/p is at high, the switch is ON - connects the Np lead to outside, and offers zero imp.
- When control i/p is low, switch is OFF and o/p is floating (Z).

pmos




pmos

| pmos | 0 | 1 | X | Z |
|------|---|---|---|---|
| 0 | 0 | X | Z | L |
| 1 | Z | 0 | H | H |
| X | X | Z | X | Q |
| Z | Z | Z | Z | Z |

- When i/p is high, switch is OFF and o/p is floating (Z).
- When i/p is low, switch turns ON and o/p offers zero impedance.

CMOS switch



CMOS is instantiated as,

emos ui (out, in, p-control, n-control);

module cmosswitch (out, in, n ctrl, p ctrl);

output out;

input in, p ctrl, n ctrl;

// CMOS ui (out, in, p ctrl, n ctrl);

nmos ui (out, in, n ctrl);

pmos ua (out, in, p ctrl);

endmodule

power and ground

power and ground sources are defined with

supply1 and supply0.

supply1 are equivalent to Vdd.

supply0 "

EG - supply1 Vdd;

supply0 Vss;

assign x = Vdd;

assign y = Vss;

Pull up and pull down

Mos transistor functions as resistive element
when it is active state.


Pullup (x) ;

Pulldown (y) ;

→ net x is connected or pulled up to supply 1
through a resistance

→ net y is connected or pulled down to supply 0.
through a resistance.

CMOS inverter



Module cmos-inv (out, in);

output out;

input in;



supply1 pwr;

supply0 gnd;

pmos u1 (out, pwr, in);

nmos u2 (out, gnd, in);

endmodule



| a | b | out |
|---|---|-----|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

- mas
is ON -
to
gh
s
ected -
w >
- When $a \& b$ is high, n_1 and n_2 are pulled down towards ground, and o/p is zero.
 - When any one of p_1 or p_2 is low, p_1 or p_2 turns towards the supply ie; V_{dd} and o/p is high.

```

module cmos_nand (out, a, b);
    output out;
    input a, b;
    supply1 pwr;
    supply0 gnd;
    wire c;
    nmos u1 (out, c, a);
    nmos u2 (c, gnd, b);
    pmos u3 (out, pwr, a);
    pmos u4 (out, pwr, b);
endmodule

```