

#### 4 - Mark

##### 1. Various functional units of computer:

⇒ There are four units

→ Input:- Converts external world data to a binary format.

ex: Keyboard.

→ Output:- Converts the binary format to world data format.

ex: Printer.

→ Arithmetic & Logic:-

- ALU & CU form processors.

- Operands are brought into processors to perform required operation and is stored in registers.

- ALU executes most operations.

→ Memory:-

- Stores data/programs; there are 2 classes.

(i) Primary Storage:- Fast memory, main memory. ex: RAM

(ii) Secondary Storage:- External/Auxiliary memory. ex: CD

→ Control Unit:-

- Co-ordinates operations of all other units.

- Physically distributed throughout the machine

- Carries signals <sup>for</sup> timing / sync of events in all units.

## 2. Various types of Memory System:-

### Primary Memory

- Directly accessed by CPU
- It is main memory
- Computer can't run without it
- It is faster

ex: ROM, RAM

### Secondary Memory

- Not directly accessed by CPU.
- It is backup memory.
- Computer can run without it.
- It is slower.

ex: CD, DVD.

3. Explain role of PC, IR, MAR and MDR in processor.

⇒ PC - Program Counter

→ Holds the memory address of the next instruction to be fetched and executed.

IR - Instruction Register

→ Holds the instruction that is currently being executed.

MAR - Holds the address of memory to be accessed.

MDR - Contains the data to be written into / read out of the addressed location.

MAR → Memory Address Register } Facilitate communication with memory.  
MDR → Memory Data Register }

4. What is a Bus? Explain single & multiple bus structure.

⇒ Bus ⇒ Communication system that transfers data between components in or between computers.

Single Bus ⇒ Only one transfer at a time, two units active at any time.

• Simplest way to connect all functional units.

Advantage :- Low cost, flexible to add peripheral devices.

Multiple Bus ⇒ More concurrency

→ 2 or more transfers at the same time.

Advantage :- Improves performance.

Disadvantage :- High cost.

5. Register Transfer Notation.

⇒ • Used to describe how data is passed between CPU registers during the execution of instructions.

• Written in human readable format.

• Locations are specified in instructions by symbolic names.

• Contents of location denoted by square bracket over name of location.

ex: DATAIN, DATAOUT, INSTATUS, OUTSTATUS - IO registers.

## 6. Explain Assembly Language Notation:-

⇒ Notation to represent ~~instruction~~

→ machine instructions  $\approx$  program.

→ Mnemonics are used to define Assembly Language Instructions.

→ Different processors have different mnemonics.

ex:-  $R1 \leftarrow [LOC]$  → Copies content from location LOC to register R1

•  $R3 \leftarrow [R1] + [R2]$  → Adds content in R1 & R2 and moves to R3.

## 7. Different types of Instruction Format:-

⇒ (i) Three-address Instruction

Syntax:- Operation source 1, source 2, destination.

ex:- Add A, B, C.

Disadvantage:- Instruction is too long for one word.

(ii) Two-address Instruction

Syntax:- Operation source, destination

• Single two-address instruction isn't enough.

ex:- MOVE B, C

ADD A, C.

(iii) One-address Instruction

Syntax:- Operation source/destination.

• Either source/destination is mentioned.

ex:- Load A.



## 8. Diff RISC & CISC

→

### RISC

- Reduced Instruction Set Computer
- Uses more registers.
- More addressing modes
- Pipelining is difficult
- Instructions take a varying amount of cycle time.

### CISC

- Complex Instruction set computer
- Less registers
- Less addressing modes
- Pipelining is easy.
- Instructions take one cycle time.

## 9. What are Assembler Directives?

→ Assembler directives are directions to the assembler to take some action / change a setting.

- They do not represent instructions.
- They aren't translated into machine code.

There are 4 assembler directives:-

- .text
- .data
- .label
- .number.

ex :-  
• label var 1  
• number 5

And, # is used to specify a comment.

## 10. Various Processors and CPU cores in ARM processes.

### ~~ARM TDMI~~

#### ⇒ ARM 7 TDMI Processors Core.

→ Commonly used for low cost/power applications.

→ Has 3 stage pipelining.

→ Supports Thumb & Standard Instruction sets.

#### ⇒ ARM 9 TDMI & ARM 10 TDMI Processors Core.

→ Separate instruction & data ports for high performance.

→ 5 & 6 stage pipelining.

→ Decode Thumb instruction directly.

#### ⇒ ARM 720T CPU core.

→ Consists of ARM 7 TDMI Processors core with 8k byte unified instruction & data cache.

→ Clock rate can be up to 60MHz.

#### ⇒ ARM 920T & ARM 1020E CPU core.

→ Based on ARM 9 TDMI & ARM 10 TDMI processors core.

→ Have separate instruction & data caches.

→ ARM 920T → 16k bytes

ARM 1020E → 32k bytes.