

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

**Ramapuram Campus, Bharathi Salai, Ramapuram,
Chennai - 600089**

FACULTY OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING



QUESTION BANK

DEGREE / BRANCH: B Tech/CSE and all specializations

(AIML, BDA, IOT, CS)

III SEMESTER

18CSC203J-COMPUTER ORGANIZATION AND ARCHITECTURE

Regulation–2018

Academic Year -2021-2022

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

Ramapuram Campus, Bharathi Salai, Ramapuram, Chennai-600089

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

QUESTION BANK

SUBJECT CODE : 18CSC203J

SUBJECT NAME : COMPUTER ORGANIZATION AND ARCHITECTURE

SEM/YEAR:III/II

Course Outcomes

CO1: Identify the computer hardware and how software interacts with computer hardware

CO2: Apply Boolean algebra as related to designing computer logic, through simple combinational and sequential logic circuits

CO3: Analyze the detailed operation of Basic Processing units and the performance of Pipelining

CO4: Analyze concepts of parallelism and multi-core processors

CO5: Identify the memory technologies, input-output systems and evaluate the performance of memory system

CO6: Identify the computer hardware, software and its interactions

UNIT V			
Memory systems -Basic Concepts, Memory hierarchy- Memory technologies, RAM, Semiconductor RAM-ROM,Types, Speed,size cost- Cache memory, Mapping Functions- Replacement Algorithms, Problem Solving-Virtual Memory, Performance considerations of various memories- Input Output Organization, Need for Input output devices- Memory mapped IO, Program controlled IO- Interrupts-Hardware, Enabling and Disabling Interrupts, Handling multiple Devices			
PART-A (Multiple Choice Questions)			
Q. No	Questions	Course Outcome	Competence BT Level

1	<p>Which of the following is the smallest entity of memory?</p> <p>(a) Block</p> <p>(b) Cell</p> <p>(c) Instance</p> <p>(d) Set</p>	CO5	BT2
2	<p>The primary memory (also called main memory) of a personal computer consists of</p> <p>(a) RAM only</p> <p>(b) ROM only</p> <p>(c) both RAM and ROM</p> <p>(d) Cache memory</p>	CO5	BT1
3	<p>The Boot sector files of the system are stored in which computer memory?</p> <p>(a) RAM</p> <p>(b) ROM</p> <p>(c) Cache</p> <p>(d) Register</p>	CO5	BT2
4	<p>Which of the following statements are not correct about the main memory of a computer?</p> <p>(a) In main memory, data gets lost when power is switched off.</p> <p>(b) Main memory is faster than secondary memory but slower than registers.</p> <p>(c) They are made up of semiconductors.</p> <p>(d) SRAM is used in Main memory</p>	CO5	BT2

5	<p>What is the full form of RAM?</p> <p>(a) Read Access Memory</p> <p>(b) Random Access Memory</p> <p>(c) Readable Access Memory</p> <p>(d) Random Accumulator Memory</p>	CO5	BT1
6	<p>RAM is _____ and _____.</p> <p>(a) volatile, temporary</p> <p>(b) non-volatile, temporary</p> <p>(c) volatile, permanent</p> <p>(d) non-volatile, permanent</p>	CO5	BT3
7	<p>Which of the following memory is non-volatile?</p> <p>(a) RAM</p> <p>(b) ROM</p> <p>(c) Cache</p> <p>(d) ROM and Cache</p>	CO5	BT2
8	<p>Which of the following is the lowest in the computer memory hierarchy?</p> <p>(a) Cache</p> <p>(b) RAM</p> <p>(c) Secondary memory</p> <p>(d) CPU registers</p>	CO5	BT2
9	<p>Which of the following has the fastest speed in the computer memory hierarchy?</p> <p>(a) Cache</p> <p>(b) Register in CPU</p>	CO5	BT1

	(c) Main memory (d) Disk cache		
10	Which memory acts as a buffer between CPU and main memory? (a) RAM (b) ROM (c) Cache (d) Storage	CO5	BT2
11	Which of the following statements are not correct about cache memory? (a) Cache memory is used to store data temporarily. (b) It holds that data and program which has to be executed within a short period of time. (c) It needs frequent refreshing (d) It consumes less access time as compared to the Main memory	CO5	BT2
12	In which type of ROM, data can be erased by ultraviolet light and then reprogrammed by the user or manufacturer? (a) PROM (b) EPROM (c) EEPROM (d) Both a and b	CO5	BT1
13	Primary storage is as compared to secondary storage. (a) Slow and inexpensive (b) Fast and inexpensive	CO5	BT2

	<p>(c) Fast and expensive</p> <p>(d) Slow and expensive</p>		
14	<p>Which of the following statements is not true about secondary memory (auxiliary memory)?</p> <p>(a) Secondary memory is non-volatile in nature and slower than primary memories.</p> <p>(b) It is a faster memory device</p> <p>(c) Data is permanently stored even if power is switched off.</p> <p>(d) Computers may run without secondary memory.</p> <p>(e) It is also known as backup memory.</p>	CO5	BT2
15	<p>Virtual memory is an</p> <p>(a) Extremely large memory</p> <p>(b) Extremely large secondary memory</p> <p>(c) Illusion of an extremely large memory</p> <p>(d) A type of memory used in supercomputers.</p>	CO5	BT2
16	<p>Whenever the data is not found in the cache memory it is called as _____</p> <p>a) HIT</p> <p>b) MISS</p> <p>c) FOUND</p> <p>d) ERROR</p>	CO5	BT2
17	<p>When the data at a location in cache is different from the data located in the main memory, the cache is called _____</p> <p>a) Unique</p> <p>b) Inconsistent</p> <p>c) Variable</p>	CO5	BT2

	d) Fault		
18	<p>Which of the following is not a write policy to avoid Cache Coherence?</p> <p>a) Write through</p> <p>b) Write within</p> <p>c) Write back</p> <p>d) Buffered write</p>	CO5	BT2
19	<p>In _____ mapping, the data can be mapped anywhere in the Cache Memory.</p> <p>a) Associative</p> <p>b) Direct</p> <p>c) Set Associative</p> <p>d) Indirect</p>	CO5	BT2
20	<p>The transfer between CPU and Cache is _____</p> <p>a) Block transfer</p> <p>b) Word transfer</p> <p>c) Set transfer</p> <p>d) Associative transfer</p>	CO5	BT2
21	<p>LRU stands for _____</p> <p>a) Low Rate Usage</p> <p>b) Least Rate Usage</p> <p>c) Least Recently Used</p> <p>d) Low Required Usage</p>	CO5	BT1
22	<p>The binary address issued to data or instructions are called as _____</p> <p>a) Physical address</p> <p>b) Location</p>	CO5	BT1

	c) Relocatable address d) Logical address		
23	Which of the following is not the main aim of virtual memory organization? a) To provide effective memory access b) To provide permanent backup c) To improve the execution of the program d) To provide better memory transfer	CO5	BT1
24	TLB is a _____ a) Permanent memory b) Larger memory c) Small cache d) Interface used for I/O devices	CO5	BT1
25	Which of the following is used for detecting and correcting errors? a) ACC b) BCC c) ECC d) TLB	CO5	BT1
26	In a 3.5 inch(diameter) capacity magnetic disk, There are an average of _____sectors per track a) 200 b) 300 c) 400 d) 500	CO5	BT2
27	Which of the following is the time required to move the read/write head to the proper track? a) Track time b) Fetch time c) Seek time d) Disk time	CO5	BT1
28	ROM stores a small _____ program that can read and write main memory locations	CO5	BT1

	<p>a) monitor</p> <p>b) snooping</p> <p>c) writer</p> <p>d) sub-routine</p>		
29	<p>In memory design, an approach to implement a narrow bus that is much faster is _____</p> <p>a) Rambus</p> <p>b) internal bus</p> <p>c) Memory bus</p> <p>d) multi bus</p>	CO5	BT1
30	<p>After the completion of the DMA transfer, the processor is notified by _____</p> <p>a) Acknowledge signal</p> <p>b) Interrupt signal</p> <p>c) WMFC signal</p> <p>d) None of the mentioned</p>	CO5	BT1
31	<p>How is a privilege exception dealt with?</p> <p>a) The program is halted and the system switches into supervisor mode and restarts the program execution</p> <p>b) The Program is stopped and removed from the queue</p> <p>c) The system switches the mode and starts the execution of a new process</p> <p>d) The system switches mode and runs the debugger</p>	CO5	BT1
32	<p>The instructions which can be run only supervisor mode are?</p> <p>a) Non-privileged instructions</p> <p>b) System instructions</p> <p>c) Privileged instructions</p> <p>d) Exception instructions</p>	CO5	BT2
33	<p>The two facilities provided by the debugger is _____</p> <p>a) Trace points</p> <p>b) Break points</p> <p>c) Compile</p> <p>d) Both Trace and Break points</p>	CO5	BT2
34	<p>If during the execution of an instruction an exception is raised then _____</p>	CO5	BT2

	a) The instruction is executed and the exception is handled b) The instruction is halted and the exception is handled c) The processor completes the execution and saves the data and then handle the exception d) None of the mentioned		
35	Interrupts initiated by an instruction is called as _____ a) Internal b) External c) Hardware d) Software	CO5	BT2
36	In memory-mapped I/O _____ a) The I/O devices and the memory share the same address space b) The I/O devices have a separate address space c) The memory and I/O devices have an associated address space d) A part of the memory is specifically set aside for the I/O operation	CO5	BT3
37	The advantage of I/O mapped devices to memory mapped is _____ a) The former offers faster transfer of data b) The devices connected using I/O mapping have a bigger buffer space c) The devices have to deal with fewer address lines d) No advantage as such	CO5	BT2
38	The system is notified of a read or write operation by _____ a) Appending an extra bit of the address b) Enabling the read or write bits of the devices c) Raising an appropriate interrupt signal d) Sending a special signal along the BUS	CO5	BT2
39	To overcome the lag in the operating speeds of the I/O device and the processor we use _____ a) Buffer spaces b) Status flags c) Interrupt signals d) Exceptions	CO5	BT1
40	The method which offers higher speeds of I/O transfers is _____ a) Interrupts b) Memory mapping	CO5	BT2

	c) Program-controlled I/O d) DMA		
41	The method of synchronizing the processor with the I/O device in which the device sends a signal when it is ready is? a) Exceptions b) Signal handling c) Interrupts d) DMA	CO5	BT2
42	The process wherein the processor constantly checks the status flags is called as _____ a) Polling b) Inspection c) Reviewing d) Echoing	CO5	BT2
43	How can the processor ignore other interrupts when it is servicing one _____ a) By turning off the interrupt request line b) By disabling the devices from sending the interrupts c) BY using edge-triggered request lines d) All of the mentioned	CO5	BT1
44	CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged. a) A hardware interrupt is needed b) A software interrupt is needed c) Either hardware or software interrupt is needed d) A non-privileged instruction (which does not generate an interrupt)is needed	CO5	BT2
45	An interrupt that can be temporarily ignored is _____ a) Vectored interrupt b) Non-maskable interrupt c) Maskable interrupt d) High priority interrupt	CO5	BT1
46	The time between the receiver of an interrupt and its service is _____ a) Interrupt delay b) Interrupt latency	CO5	BT2

	c) Cycle time d) Switching time		
47	When the process is returned after an interrupt service _____ should be loaded again. i) Register contents ii) Condition codes iii) Stack contents iv) Return addresses a) i, iv b) ii, iii and iv c) iii, iv d) i, ii	CO5	BT2
48	The signal sent to the device from the processor to the device after receiving an interrupt is _____ a) Interrupt-acknowledge b) Return signal c) Service signal d) Permission signal	CO5	BT2
49	The return address from the interrupt-service routine is stored on the _____. a) System heap b) Processor register c) Processor stack d) Memory	CO5	BT1
50	The interrupt-request line is a part of the _____. a) Data line b) Control line c) Address line d) None of the mentioned	CO5	BT2
PART B (4 Marks)			
1	Write on address spaces in I/o Devices with a neat diagram.	CO5	BT1
2	Treatment of an interrupt-service routine is very similar to that of a subroutine –Justify the above statement	CO5	BT3

3	Does Saving and restoring registers involve memory transfers? Is the statement true or false .explain in brief your answer?	CO5	BT2
4	What are the steps to be done to reduce interrupt latency?	CO5	BT2
5	Write short notes Delay, latency and interrupt latency.	CO5	BT2
6	Define hardware interrupt.	CO5	BT1
7	Draw a diagram for enabling and disabling of interrupts?	CO5	BT2
8	Explain on privilege exception?	CO5	BT2
9	Explain about speed size cost?	CO5	BT2
PART C (12 Marks)			
1	Write on privilege exception and draw a diagram to justify your answer and explain it.	CO5	BT2
2	Difference between handling I/O interrupt-request and handling exceptions due to errors and brief on it.	CO5	BT2
3	Discuss in detail about the Control unit which performs these transfers is a part of the I/O devices.	CO5	BT2
4	Draw and explain DMA bus attribution .Converse on your answer with your own example	CO5	BT3
5	Draw a diagram with master and slave for your synchronous bus and describe on it.	CO5	BT3