

## CARRY SAVE ADDITION OF SUMMANDS:

## Algorithm:



## Example:



11000011 11000011 11010100011 S<sub>3</sub>

Ans: 0101100010011

## INTEGER DIVISION:

## RESTORING METHOD:

## Algorithm:

Step 1: A+O, B+ Divisor, Q+ Dividend, n+ Count.

E Ma Si Charles

Step 2: Shift A and Q left one binary position.

Step 3: A - A - B

Step 4: \$ Atilis 1, assign Q. LO, ALA+B (Restore)


\$ Atilis 0, assign Q. L1.

Step 5: Count + Count -1

Step 6: Repeat steps 2, 3, 4, 5 until count become zero.

Step 7: \$ 60 unt = 0, then stop. Else continue the process.

## Flow Chart:



Example: Divide 8 by 3 B = 0011 8 = 00011 8 ÷ 3 ⇒ 1000 ÷ 11 1's com = 11100 Q = 1000 -B=11101 B = 0011 Count = 4 B-REAL SE Count . Q 00000 4 000014 Shift left 11 1 01 A -A-B 111110 0000 A[n]=1 00011 Set Qo←0 (Restere) 0990!  $A \leftarrow A + B$ Count = 3 Shift left A -A-B 1'1'1' 1'1 0000 A[n]=1 00011 Set Q to ( Restore ) 000 10. A -A+B 0000 Count = 2 Shift left 1110 A -A-8 0.00 A[n] = 0 Set Qo +1 Count = 1 Shift left A LA-B 0010 A[n] = 1 000 Set Qo← O 0010 A -A+B Remainder Count = 0 Quotient

#### Non- RESTORING METHOD:

#### Algorithm:

Step 1: 1 +0, B+ Divisor, Q+ Dividend, n+ Count.

Step a: Shift left A, a one binary position

Step 3: \$ A[n] is 1, A - A+B

\$ A[n] is 0, A - A-B

Step 4: 4g A[n] is 1, Q<sub>0</sub>← 0 4g A[n] is 0, Q<sub>0</sub>← 1

Step 5: Count = Count -1

Step 6: 4 6ount \$0, repeat steps &, 3, 4, 5 until 6ount


becomes 2000.

Step 7: If count =0, check A[n] bit.

Step 8: \$ A[n] is 1, A - A+B

\$ A[n] is O, stop.

#### Flow Chart:



$$A = A - B = 0$$

$$A[n] = 1$$

$$A = A + B$$

$$A[n] = 0$$

$$A[n] = 0$$

$$A[n] = 1$$


$$A = A + B$$


$$A[n] = 1$$

$$A = A + B$$

$$A[n] = 0$$

$$A$$





## BIT PAIR RECOBING: FAST MULTIPLICATION:

- \* Supports fast multiplication
- \* Reduced number of steps compared to Booths Algorithm.
- \* · 3 bits companison ·
- \* · Speads up multiplication process ·

PLIER	MULTIPLIER	BIT PAIR
i	i-1	, RECOBER.
0	0	OXM
0		+1 × M
	0	+1 ×M
1	REAL FRANCE	+ a × M
0	0	- & × M
0	1	-1 × M
The same of the sa	0	-IX M
1	1	OXM
	0 1 1 0 0	i i-1 0 0 1 1 0 1 0 1 0

#### Example:

Multiply: 27 & -11

Multiplicant → 110101 (-11)

Multiplier → 011011 (27)

#### Recode Multiplia:

#### Hazards

- prevent the next instruction in the instruction stream from being executing during its designated clock cycle
- Three classes of hazards:
  - Structural hazards
  - Data hazards
  - Control hazards

#### Structural Hazard

arise from resource conflicts when the hardware cannot support all possible combinations of instructions in simultaneous overlapped execution

# Common instances of structural hazards arise when :


- Some functional unit is not fully pipelined then a sequence of instructions using that unpipelined unit cannot proceed at the rate of one per clock cycle

#### Solution of Structural Hazard

- stall the pipeline for one clock cycle when a data-memory access occurs (bubbles)
- Stall prevent the succeeding instruction from doing its phase of the cycle
- allows the stalled instruction to proceed without conflict but defeats the purpose of overlapping the instructions for the stage


### Pipeline Bubble

Insert a **bubble** into the pipeline to prevent two writes or stores at the same cycle



## **Delay Store Cycle**

Add NOP (No Operation)



#### Data Hazard

arise when an instruction depends on the result of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline

#### **Data Hazard Classification**

Consider two instructions i and j, with i occurring before j. The possible data hazards are :

- RAW (read after write) j tries to read a source before i writes it, so j incorrectly gets the old value
- Solution: Forwarding ("Forward" result from one stage to another)
  - The ALU result from the Op Fetch /Exec register is always fed back to the ALU input latches
  - If the forwarding hardware detects that the previous ALU operation has written the register corresponding to the source for the current ALU operation, *control logic* selects the forwarded result as the ALU input rather than the value read from the register file

#### **Data Hazard Classification**

Consider two instructions i and j, with i occurring before j. The possible data hazards are :

- WAW (write after write) j tries to write an operand before it is written by i. The writes end up being performed in the wrong order, leaving the value written by i rather than the value written by j in the destination
- Solution: Stall

# **Data Hazard Classification**

Consider two instructions *i* and *j*, with *i* occurring before *j*. The possible data hazards are :

- WAR (write after read) j tries to write a destination before it is read by i, so i incorrectly gets the new value
- Solution: Stall

# Control Hazard

- arise from the pipelining of branches and other instructions that change the PC
- Solution: Stall the pipeline as soon as the branch is detected - Program Counter value changed to target address
  - Compute target address in advance