#### PART-C (12 Marks)

## 1. Explain Instruction Execution in Straight Line Sequencing and Branching.

#### **Instruction Execution and Straight-Line Sequencing**

- Assume that the computer allows one memory operand per instruction and has a number of processor registers.
- The instructions of the program are in successive word locations, starting at location i. since each instruction is 4 bytes long, the second and third instructions start at addresses i + 4 and i + 8 and so on.
- Executing a given instruction is a two-phase procedure.
- In the first phase, called instruction fetch, the instruction is fetched from the memory location whose address is in the PC. This instruction is placed in the instruction register (IR) in the processor.
- In the second phase, called instruction execution, the instruction in IR is examined to determine which operation is to be performed. The specified operation is then performed by the processor. This often involves fetching operands from the memory or from processor registers, performing an arithmetic or logic operation, and storing the result in the destination location.

#### **Branching**

- Consider the task of adding a list of n numbers.
- Instead of using a long list of add instructions, it is possible to place a single add instruction in a program loop, as shown in figure.
- The loop is a straight-line sequence of instructions executed as many times as needed. It starts at location LOOP and ends at the instruction Branch > 0.
- During each pass through this loop, the address of the next list entry is determined, and that entry is fetched and added to R0.
- Assume that the number of entries in the list, n, is stored in memory location N, as shown.
- Register R1 is used as a counter to determine the number of time the loop is executed.
   Hence, the contents of location N are loaded into register R1 at the beginning of the program.
- Then, within the body of the loop, the instruction, Decrement R1, reduces the contents of R1 by 1 each time through the loop.
- This type of instruction loads a new value into the program counter.

- As a result, the processor fetches and executes the instruction at this new address, called the branch target, instead of the instruction at the location that follows the branch instruction in sequential address order.
- A conditional branch instruction causes a branch only if a specified condition is satisfied. If the condition is not satisfied, the PC is incremented in the normal way, and the next instruction in sequential address order is fetched and executed.
- Branch > 0 LOOP (branch if greater that 0) is a conditional branch instruction that causes a branch to location LOOP if the result of the immediately preceding instruction, which is the decremented value in register R1, is greater than zero.
- This means that the loop is repeated, as long as there are entries in the list that are yet to be added to RO.
- At the end of the nth pass through the loop, the Decrement instruction produces a value of zero, and hence, branching does not occur.

### 2. Describe various Addressing Modes with suitable examples.

#### **ADDRESSING MODES**

- In general, a program operates on data that reside in the computer's memory.
- Programs are normally written in a high-level language, which enables the programmer to use constants, local and global variables, pointers, and arrays.
- The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.
- Immediate Addressing mode –
   The operand is given explicitly in the instruction. For example, the instruction Move 200immediate, R0, places the value 200 in register R0.
- Clearly, the Immediate mode is only used to specify the value of a source operand.
- Using a subscript to denote the Immediate mode is not appropriate in assembly languages.
- A common convention is to use the sharp sign (#) in front of the value to indicate that this value is to be used as an immediate operand. Hence, we write the instruction above in the form Move #200, R0
- 2. Register Addressing mode The operand is the contents of a processor register; the name (address) of the register is given in the instruction.
- 3. Absolute or Direct Addressing mode The operand is in a memory location; the address of this location is given explicitly in the instruction. (In some assembly languages, this mode is called Direct).

- The instruction Move LOC, R2 is an example with both Register and Absolute Addressing mode, where R2 represents register and LOC represents Absolute addressing mode.
- The above three addressing modes are used in implementation of constants and variables.
- In the addressing modes that follow, the instruction does not give the operand or its address explicitly. Instead, it provides information from which the memory address of the operand can be determined. We refer to this address as the effective address (EA) of the operand.

#### 4. Indirect Addressing mode

- The effective address of the operand is the contents of a register or memory location whose address appears in the instruction
- Indirect addressing mode through registers and memory locations are possible.
- To execute the Add instruction in fig (a), the processor uses the value which is in register R1, as the effective address of the operand.
- It requests a read operation from the memory to read the contents of location B. the value read is the desired operand, which the processor adds to the contents of register RO.
- Indirect addressing through a memory location is also possible as shown in fig (b). In this case, the processor first reads the contents of memory location A, then requests a second read operation using the value B as an address to obtain the operand
- The register or memory location that contains the address of an operand is called a pointer. This addressing mode implements pointer variables.
- Example Addition of list of numbers
- In the program shown Register R2 is used as a pointer to the numbers in the list, and the operands are accessed indirectly through R2.
- The initialization section of the program loads the counter value n from memory location N into R1 and uses the immediate addressing mode to place the address value NUM1, which is the address of the first number in the list, into R2.
- Then it clears R0 to 0.
- The first two instructions in the loop implement the unspecified instruction block starting at LOOP.
- The first time through the loop, the instruction Add (R2), R0 fetches the operand at location NUM1 and adds it to R0.

- The second Add instruction adds 4 to the contents of the pointer R2, so that it will contain the address value NUM2 when the above instruction is executed in the second pass through the loop.
- 5. Indexed Addressing mode
- The effective address of the operand is generated by adding a constant value to the contents of a register. It is useful in accessing the operands in lists and arrays.
- The register use may be either a special register provided for this purpose or, may be any one of a set of general-purpose registers in the processor. In either case, it is referred to as index register
- The Index mode is symbolically represented as X (Ri) where X denotes the constant value contained in the instruction and Ri is the name of the register involved.
- The effective address of the operand is given by EA = X + [Rj]
- Figure illustrates two ways of using the Index mode. In fig a, the index register, R1, contains the address of a memory location, and the value X defines an offset (also called a displacement) from this address to the location where the operand is found.
- An alternative use is illustrated in fig b. Here, the constant X corresponds to a memory address, and the contents of the index register define the offset to the operand. In either case, the effective address is the sum of two values; one is given explicitly in the instruction, and the other is stored in a register.
- Different versions of index addressing mode
- Two registers can be used, one to store the base address and the other to store the offset. In this case, index addressing mode is represented as (Ri, Rj).
- The effective address is the sum of the contents of registers Ri and Rj. The second register is usually called the base register. This form of indexed addressing provides more flexibility in accessing operands, because both components of the effective address can be changed.
- Another version of the Index mode uses two registers plus a constant, which can be denoted as X(Ri, Rj). In this case, the effective address is the sum of the constant X and the contents of registers Ri and Rj.
- Example To add the marks of three subjects for a list of n students.
- The program is to compute the sum of all scores obtained on each of the tests and to store the result in SUM1, SUM2 and SUM3.
- Register R0 is the index register. R0 is set to point to the ID location of the first student. Hence it contains the address LIST.

- On the first pass through the loop, the test scores of the first student are added to the running sums of registers R1,R2 and R3, which are initially cleared to 0.
- These scores are accessed through the Index addressing mode 4(R0), 8(R0) and 12(R0).
- The index register is incremented by 16 to point to ID location of second student.
- Register R4, initialized with n, is decremented by 1 at the end of each pass of the loop. When the contents of R4 reach 0, all student records have been accessed and the loop terminates.
- The last three instructions transfers the accumulated sums from register R1,R2 and R3 to memory locations SUM1,SUM2 and SUM3.

#### 6. Relative Addressing mode

- The effective address is determined by the Index mode using the program counter in place of the general-purpose register Ri.
- Then, X(PC) can be used to address a memory location that is X bytes away from the location presently pointed to by the program counter.
- This mode can be used to access data operands. But, its most common use is to specify the target address in branch instructions.
- An instruction such as Branch > 0 LOOP causes program execution to go to the branch target location identified by the name LOOP if the branch condition is satisfied.
- This location can be computed by specifying it as an offset from the current value of the program counter. Since the branch target may be either before or after the branch instruction, the offset is given as a signed number.

#### 7. Autoincrement and Autodecrement Addressing mode

- Autoincrement mode the effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of this register are automatically to point to the next item in a list. It is denoted as (Ri)+.
- Autodecrement mode the contents of a register specified in the instruction are first automatically decremented and are then used as the effective address of the operand. It is denoted as -(Ri).
- Example Addition of n numbers

# 3. Explain Instruction encoding format for Load and Store instructions in ARM processor.

```
INSTRUCTION ENCODING:

MEMORY LOAD AND STORE INSTRUCTIONS

Memory Addressing Modes in ARM:

1. Pre-indexed mode: The effective address of the openand is the sum of the contents of base register Rn and an offset value.

2. Pre-indexed with writeback mode. The effective address of the openand is generated in same way as in pre-indexed mode, and then the effective address is written back into Rn.
```

```
3. Post indexed mode: The effective address of the operand is the
  contents of Rn. The offset is then added to this address and
  the result is written back into Rn.
* The exclamation mark signifies writeback in pre-indexed mode.
Post-indexed mode always involves writeback, so exclamation mark
is not needed.
 + Offset values can be directly given in instruction as immediate
or can be given in negister Rm.
1) With immediate offset: => offset value is in range ±4095.
  Pre-indexed:
      LDR Ra, [Rn, #offset]
  EA = [Rn] + offset => Rd < [[Rn] + offset]
  Pre-indexed with writeback:
     LDR Rd, [Rn, # offset]
    EA = [Rn] + Offset
    Ra ← [[Rn] + offset] and Rn ← [Rn] + offset.
  Pest-indexed.
      LDR Rd, [Rn], # offset.
      EA = [Rn]
      Rd [[Rn]]
      Rn < [Rn] + offset.
 2) With offset magnitude in Rm:
  Pre-indexed:
                                     Post-indexed
   LDR Rd, [Rn FRm]
                                       LDR Rd, [R], [+ Pm]
   EA < [Rn] + [Rm]
                                         EA = [Rn]
                                       Rd ( [[Rn]]
    Rd 	 [[Rn] + [Rm]]
  Pre-indexed with writeback:
                                     Rn + [Rn] + [Rm].
   LDR Rd, [Rn, IRm]
    EA = [Rn] + [Rm]
    Rd < [[Rn] t tem]) & Rn < [Rn] t [Rm]
```

LDR Ro, [R1, -R2]! (Preindered writeback) Ro ← [[RI] - [R;]] EA = [RI] -[R2] is loaded into R1 (ie) R1 < [RI] -[R2]. \* When offset is given in negister, it may be scaled by power of 2 by shifting to right or left. This is indicated by placing the shift direction, LSL for left shift and LSR for right shift and the shift amount. The shift amount is in range 0 to 31. eg. LDR Ro, [R1, -R2, LSL #4]! Ro ← [[R1] - 16×[R2]] (ie) the contents of [R2] multiplied by 42 = 16. RI - [RI] - 16x [R2]. Relative Addressing mode: The PC may be used in place of Base register en. Instruction format for Load/Store Instruction: 12 11 offset Rd IPUBUL Rn Condition 01 La Source / Destination Reg ⇒ Base Register > Load / Store O: Store to Hemory (STR) 1 : Load from Memory (LDR) > Writeback 0: No Writeback 1: Write address into Rn > Byte / Word 0: Word 1: Byte > Up / Down O: Subtract offset from [Rn] 1: Add offset to [Ra] > Pre/Post indexing 0: Offset = unsigned immediate value O: Apply offset after transfer 1 : Apply offset before transfer 1: Shift O Pm offset = shift [Rm]

\* The L-bit, bee, is I for Load (LDR) instruction and 0 for a store (STR) instruction. \* The B-bit, b22, is I for byte operand and 0 for 32-bit word operand + The effective address of the memory operand is determined by adding (U=1) or Subtracting (U=0) the offset specified by the offset field with the contents of register Rn \*The P and W bits determine pre- or post-indexing and writeback operations. \*The I bit determines how the offset field is interpreted. Eg.1. LDR RO, [RI, #100], the operation performed is Rox [TRI]+100] and the bit settings are I=0, P=1, U=1, B=0, W=0 and L=1. LDR Ro, [R1, R2], the operation done is Ro + [[R1]+[R2]] with I bit changed to I and all other settings the same. Eg3: When the offset is contained in a negister, it can be shifted before being added to or subtracted from base register Rn. The shift can be specified by 5-bit immediate method. LDR Ro, [R1, - R2, LSL, #4]! performs the operation Ro ← [[R1] - 16×[R2]] and the effective address is written back into R1. The bit settings

4. Explain Memory location, memory addresses and memory operation in detail.

for this instruction are I=1, P=1, U=0, B=0, W=1 and L=1.

MEMORY LOCATIONS AND ADDRESSES

- Number and character operands, as well as instructions, are stored in the memory of a computer.
- The memory consists of many millions of storage cells, each of which can store a bit of information having the value 0 or 1.

• Because a single bit represents a very small amount of information the memory is organized so
that a group of n bits can be stored or retrieved in a single, basic operation.
• Each group of n bits is referred to as a word of information, and n is called the word length.
• Modern computers have word lengths that typically range from 16 to 64 bits.
• Accessing the memory to store or retrieve a single item of information, either a word or a byte, requires distinct names or addresses for each item location.
Byte Addressability
• There are three basic information quantities to deal with: the bit, byte and word. A byte is always 8 bits, but the word length typically ranges from 16 to 64 bits.
• Address cannot be assigned to each bit. The most practical assignment is to have successive addresses refer to successive byte locations in the memory.
• The term byte-addressable memory is use for this assignment. Byte locations have addresses 0,1,2,
• Thus, if the word length of the machine is 32 bits, successive words are located at addresses
0,4,8,, with each word consisting of four bytes.
BIG-ENDIAN AND LITTLE-ENDIAN ASSIGNMENTS
• There are two ways that byte addresses can be assigned across words,
• The name big-endian is used when lower byte addresses are used for the more significant bytes (the leftmost bytes) of the word.
• The name little-endian is used for the opposite ordering, where the lower byte addresses are used for the less significant bytes (the rightmost bytes) of the word.
MEMORY OPERATIONS
$\hfill \Box$ Both program instructions and data operands are stored in memory.
$\ \square$ For execution, the word(s) containing the instructions and data need to be transferred between the memory and processor.
☐ Two basic operations
□ Load(Read or Fetch) □ Store (write) □ Load − transfers a copy of the contents of memory location to the processor. The memory contents remain unchanged. □ LOAD LOCA,R0 □ Store- transfers
,

information from the processor to a specific memory location, destroying the former content of that location. □ STORE R1,LOCB

## 5. Define Microprocessor. Explain evolution of Microprocessor in detail.

Computer's Central Processing Unit (CPU) built on a single Integrated Circuit (IC) is called a microprocessor. A digital computer with one microprocessor which acts as a CPU is called microcomputer.

- It is a programmable, multipurpose, clock -driven, register-based electronic device that reads binary instructions from a storage device called memory, accepts binary data as input and processes data according to those instructions and provides results as output.
- The microprocessor contains millions of tiny components like transistors, registers, and diodes that work together.

First Generation (4 - bit Microprocessors)

- The first generation microprocessors were introduced in the year 1971-1972 by Intel Corporation. It was named Intel 4004 since it was a 4-bit processor.
- It was a processor on a single chip. It could perform simple arithmetic and logical operations such as addition, subtraction, Boolean OR and Boolean AND.
- I had a control unit capable of performing control functions like fetching an instruction from storage memory, decoding it, and then generating control pulses to execute it. Second Generation (8 bit Microprocessor)
- The second generation microprocessors were introduced in 1973 again by Intel. It was a first 8 bit microprocessor which could perform arithmetic and logic operations on 8-bit words. It was Intel 8008, and another improved version was Intel 8088. Third Generation (16 bit Microprocessor)
- The third generation microprocessors, introduced in 1978 were represented by Intel's 8086, Zilog Z800 and 80286, which were 16 bit processors with a performance like minicomputers. Fourth Generation (32 bit Microprocessors)
- Several different companies introduced the 32-bit microprocessors, but the most popular one is the Intel 80386. Fifth Generation (64 bit Microprocessors)
- From 1995 to now we are in the fifth generation. After 80856, Intel came out with a new processor namely Pentium processor followed by Pentium Pro CPU, which allows multiple CPUs in a single system to achieve multiprocessing.
- Other improved 64-bit processors are Celeron, Dual, Quad, Octa Core processors.

#### 6. Explain Assembly Language Program with an example.

Machine instructions are represented by patterns of 0s and 1s. Such patterns are awkward to deal with when discussing or preparing programs.

- Therefore, symbolic names are used to represent the pattern. So far, we have used normal words, such as Move, Add, Increment, and Branch, for the instruction operations to represent the corresponding binary code patterns.
- When writing programs for a specific computer, such words are normally replaced by acronyms called mnemonics, such as MOV, ADD, INC, and BR.
- Similarly, we use the notation R3 to refer to register 3, and LOC to refer to a memory location.
- A complete set of such symbolic names and rules for their use constitute a programming language, generally referred to as an assembly language.
- Programs written in an assembly language can be automatically translated into a sequence of machine instructions by a program called an assembler.
- When the assembler program is executed, it reads the user program, analyzes it, and then generates the desired machine language program. The latter contains patterns of 0s and 1s specifying instructions that will be executed by the computer.
- The user program in its original alphanumeric text format is called a source program, and the assembled machine language program is called an object program.
- Most assembly language require statements in a source program to be written in the form Label Operation Operand(s) Comment
- These 4 fields are separated by an appropriate delimiter, typically one or more blank characters.
- The Label is an optional name associated with the memory address where the machine language instruction produced from the statement will be loaded.
- The Operation field contains the opcode mnemonic of the desired instruction or assembler directive.
- The Operand field contains the addressing information for accessing one or more operands, depending on the type of instruction.
- The Comment field is ignored by assembler program. It is used for documentation purpose.
- Assembler Directives
- In addition to providing a mechanism for representing instructions in a program, the assembly language allows the programmer to specify other information needed to translate the source program into the object program.

- We have already mentioned that we need to assign numerical values to any names used in a program.
- Suppose that the name SUM is used to represent the value 200. This fact may be conveyed to the assembler program through a statement such as SUM EQU 200
- This statement does not denote an instruction that will be executed when the object program is run; in fact, it will not even appear in the object program.
- It simply informs the assembler that the name SUM should be replaced by the value 200 wherever it appears in the program. Such statements, called assembler directives (or commands), are used by the assembler while it translates a source program into an object program.

	Memory address		Addressing or data
	label	Operation	information
Assembler directives	SUM	EQU	200
		ORIGIN	204
	N	DATAWORD	100
	NUM1	RESERVE	400
		ORIGIN	100
Statements that	START	MOVE	N,R1
generate		MOVE	#NUM1,R2
machine		CLR	R0
instructions	LOOP	ADD	(R2),R0
		ADD	#4,R2
		DEC	R1
		BGTZ	LOOP
		MOVE	R0,SUM
Assembler directives		RETURN	
		END .	START

### 7. Explain ARM processor and Thumb instruction set in detail.

THE ARM PROCESSOR:

\* The Advanced RISC Machines (ARM) dimited has designed a family of microprocessors referred as ARM processor. It is used in low-power and low-cost embedded applications such as mobile telephones, communication moderns, automotive engine management systems and hand-held digital assistants.

THUMB INSTRUCTION SET. \* ARM processors are mainly intended for embedded system applications. There have been 5 major versions of ARM ISA, labelled VI through Vs. \* Version V, and Va supported only 26-bit memory addressing. Version V3 introduced full 32-bit addressing for byte and 32-bit word operands \*Version V4 contains full 64-bit instructions as well as 32-bit. Version Vs and an extension of it labeled VSE, add specialized instructions for: managing software breakpoints for debugging, normalizing numbers in floating point operations, performing addition and multiplication operations on 16-bit operands. \* The ARM ISA specification includes a compact encoding of subset of v4 and V5 versions of full set of instructions. The subset is called the Thumb instruction set and the version names are extended to V4T and V5T to denote this inclusion. All thumb instructions are encoded into a 16-bit half-word format. \* The practical motivation for the Thumb instructions is that they lead to a reduction in memory space needed to store programs used in low-cost and low-power embedded system applications.

## 8. Explain basic I/O operations in detail.

Input/Output(I/O) operations are essential for data transfer between the memory of a computer and the outside world. A simple way of performing such I/O task is to use a method known as program controlled I/O.

• The rate of data transfer and data processing is much less in input and output devices when compared to the processing speed of a processor. The difference in speed between the

processor and I/O devices creates the need for mechanisms to synchronize the transfer of data between them.

- A solution to this problem is as follows:
- On output, the processor sends the first character and then waits for a signal from the display that the character has been received. It then sends the second character and so on.
- Input is sent from the keyboard in a similar way; the processor waits for a signal indicating that a character key has been struck and that its code is available in some buffer register associated with the keyboard. Then the processor proceeds to read the code.
- Moving a character code from the keyboard to the processor.
- Striking a key stores the corresponding character code in an 8-bit buffer register named DATAIN.
- To inform the processor that a valid character is in DATAIN, a status control flag, SIN, is set to 1.
- A program monitors SIN, and when SIN is set to 1, the processor reads the contents of DATAIN.
- When the character is transferred to processor, SIN is automatically cleared to 0.
- Moving a character from the processor to the display
- A buffer register DATAOUT and status flag SOUT is used for this transfer.
- When SOUT is 1, the display device is ready to receive a character. Under program control, the processor monitors SOUT, and when SOUT is set to 1, the processor transfers a character code to DATAOUT.
- The transfer of a character to DATAOUT clears SOUT to 0; when the display device is ready to receive next character, SOUT is again set to 1.
- The buffer registers DATAIN and DATAOUT and the status flags SIN and SOUT are part of circuitry commonly known as device interface.
- In order to perform I/O transfers, machine instructions are needed that can check the state of the status flags and transfer data between the processor and I/O device.

- Most of the computers use an arrangement called memory mapped I/O in which some memory address values are used to refer to peripheral device buffer registers such as DATAIN and DATAOUT. Instructions like move, store and load can be used for data transfer.
- The contents of the keyboard buffer DATAIN can be transferred to register R1 in the processor by the instruction MoveByte DATAIN, R1
- Similarly, the contents of R1 can be transferred to DATAOUT by the instruction MoveByte R1, DATAOUT
- The MoveByte operation code signifies that the operand size is a byte, to distinguish it from the operation code Move that is used for word operands.
- The status flags SIN and SOUT are included in the device status registers. Bit b3 in the registers INSTATUS and OUTSTATUS corresponds to SIN and SOUT respectively.

The Testbit instruction tests the state of one bit in the destination location, where the bit position to be tested is indicated by the first operand.

- If the bit tested is equal to 0, then the condition of the branch instruction is true, and a branch is made to the beginning of the wait loop.
- When the device is ready, that is, when the bit tested becomes equal to 1, the data are read from the input buffer or written into the output buffer.