### SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

Ramapuram Campus, Bharathi Salai, Ramapuram, Chennai - 600089

## FACULTY OF ENGINEERING AND TECHNOLOGY

# DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING



# **QUESTION BANK**

**DEGREE / BRANCH: B Tech/CSE/AIML** 

III SEMESTER

18CSC203J-COMPUTER ORGANIZATION AND ARCHITECTURE

Regulation-2018

AcademicYear -2021-2022

#### SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

Ramapuram Campus, Bharathi Salai, Ramapuram, Chennai-600089

#### DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

#### **QUESTION BANK**

#### SUBJECT : 18CSC203J-COMPUTER ORGANIZATION AND ARCHITECTURE

#### SEM/YEAR:III/II

#### **Course Outcomes**

**CO1:** Identify the computer hardware and how software interacts with computer hardware

CO2: Apply Boolean algebra as related to designing computer logic, through simple combinational and sequential logic circuits

CO3: Analyze the detailed operation of Basic Processing units and the performance of Pipelining

CO4: Analyze concepts of parallelism and multi-core processors

CO5: Identify the memory technologies, input-output systems and evaluate the performance of memory system

CO6: Identify the computer hardware, software and its interactions

greater since the clock cycle

a. increases

#### **UNIT IV**

Parallelism- Need, types of Parallelism- applications of Parallelism- Parallelism in Software- Instruction level parallelism- Data level parallelism- Challenges in parallel processing- Architectures of Parallel Systems - Flynn's classification- SISD,SIMD - MIMD, MISD - Hardware multithreading- Coarse Grain parallelism, Fine Grain parallelism - Uni-processor and Multiprocessors- Multi-core processors- Memory in Multiprocessor Systems- Cache Coherency in Multiprocessor Systems- MESI protocol for Multiprocessor Systems.

**PART-A (Multiple Choice Questions)** 

Q. No	Questions	Course Outcome	Competence BT Level
	Identify how the potential parallelism among instructions is exploited a. Pipelining b. Scalability c. Supervision d. Compatibility  Answer: a. Pipelining	CO4	BT1
2	Comparing with pipelining the performance becomes potentially	CO4	BT2

	b. decreases		
	c. stabilizes		
	d. none of the above		
	Answer:		
	b. decreases		
3	Find out the processor whose technique is to allow multiple	CO4	BT1
	instructions to be issued in every pipeline stage.		
	a. single-issue processors		
	b. dual -issue processors		
	c. multiple- issue processors		
	d. no-issue processor		
	Answer:		
	c. multiple- issue processors		
4	Estimate what multiple issue processors try to exploit in a large	CO4	BT4
	amount?		
	a. data level parallelism		
	b. task level parallelism		
	c. bit level parallelism		
	d. instruction level parallelism		
	Answer:		
	d. instruction level parallelism		
5	An approach to implement a multiple issue processor where the	CO4	BT2
	decisions are made by the compiler before execution is understood		
	as a		
	a. static multiple issue		
	b. dynamic multiple issue		
	c. speculation		
	d. loop delay		
	Answer:		
	a. static multiple issue		
6	Parallelism achieved by performing the same operation on	CO4	BT1
	independent data is defined as		
	a. data level parallelism		
	b. task level parallelism		
	c. bit level parallelism		
	d. instruction level parallelism		
	Answer:		
	a. data level parallelism		
7	Who identified the way of classifying systems with parallel	CO4	BT1
	processing capability?		
	a. Alan Turing		
	b. Flynn		
	c. John Von Neumann		
	d. Frederick P. Brooks		
	Answer:		

	b. Flynn		
8	Which of the following category does uniprocessors fall under?	CO4	BT1
	a. SISD		
	b. SIMD		
	c. MISD		
	d. MIMD		
	Answer:		
	- ciab		
9	a. SISD	CO4	BT5
9	In a Symmetric multiprocessor (SMP), the memory access time to	CO4	<b>D</b> 13
	any region of memory is validated		
	a. differently for each processor.		
	b. uniquely for each processor.		
	c. approximately same for each processor		
	d. statically for each processor		
	Answer:		
10	c. approximately same for each processor  The manager access time to different regions of manager may differ	CO4	BT4
10	The memory access time to different regions of memory may differ	CO4	D14
	for a a. SMP		
	a. SMP b. NUMA		
	c. Uniprocessor d. Vector processor		
	Answer:		
	b. NUMA		
11	MIMD may be identified as	CO4	BT2
	a. shared memory multiprocessors		
	b. distributed memory multiprocessors		
	c. both a and b		
	d. either a or b		
	Answer:		
	d. either a or b		
12	Hardware multithreading increases utilization of a processor by	CO4	BT2
	switching to another thread when		
	a. one thread is running		
	b. one thread is stalled		
	c. multiple threads are running		
	d. multiple threads are stalled		
	Answer:		
	b. one thread is stalled		
13	A thread includes	CO4	BT1
	a. program counter, register state and stack		
	b. only program counter and register states		
	c. only register, states and stack		
	d. only program counter and stack		
	J F - O		

	Answer:		
	a. program counter, register state and stack		
14	What does a process switch usually invoke?	CO4	BT2
	a. operating system and the thread switch		
	b. operating system or the thread switch		
	c. operating system but not the thread switch		
	d. operating system and functional unit		
	Answer:		
	c. operating system but not the thread switch		
15	Determine what the processor must be able to do, to make fine	CO4	BT3
	grained multithreading practical.		
	a. stall threads on every clock cycle		
	b. switch threads on every cache miss		
	c. stall threads on every cache miss		
	d. switch threads on every clock cycle		
	Answer:		
	d. switch threads on every clock cycle		
16	Identify of the following is an advantage of fine-grained	CO4	BT1
	multithreading?		
	a. it can increase the throughput		
	b. it can hide the throughput losses that arise from short and long		
	stalls		
	c. it can reduce the throughput losses that arise from short and long		
	stalls		
	d. all of the above		
	Answer:		
	b. it can hide the throughput losses that arise from short and long		
	stalls		
17	Choose the primary disadvantage of fine-grained multithreading.	CO4	BT3
	a. it slows down the execution of multiple threads		
	b. it speeds up the execution of individual threads		
	c. it slows down the execution of individual threads		
	d. it speeds up the execution of multiple threads		
	Answer:		
	c. it slows down the execution of individual threads		
18	Coarse-grained multithreading approach switches threads only on	CO4	BT1
	costly stalls such as		
	a. last-level cache hits		
	b. capacity misses		
	c. conflict misses		
	d. last-level cache misses		
	Answer:		
	d. last-level cache misses		
19	When a processor with coarse-grained multithreading issues	CO4	BT1
	instructions from a single thread and a stall occurs, the pipeline must		
	instructions from a single thread and a stan occurs, the pipenne musq		

	h		
	be		
	a. emptied b. frozen		
	c. either a or b		
	d. both a and b		
	Answer:		
	c. either a or b		
20		CO4	BT1
20	What is coarse-grained multithreading more useful for?	CO4	БП
	a. reducing the throughput losses		
	b. reducing the penalty of high-cost stall		
	c. reducing the penalty of low-cost stall		
	d. all of the above		
	Answer:		
21	b. reducing the penalty of high-cost stall	CO4	BT1
21	Simultaneous multithreading (SMT) is a variation on hardware	C <i>U4</i>	DII
	multithreading that uses resources of multiple issue and dynamically		
	scheduled pipelined processor to exploit		
	a. thread-level parallelism		
	b. instruction- level parallelism		
	c. either a or b		
	d. both a and b		
	Answer:		
	d. both a and b	CO.1	DT2
22	Simultaneous multithreading helps to determine	CO4	BT3
	a. lower the cost of multithreading		
	b. decreases processor utilization		
	c. manage the cache misses		
	d. none of the above		
	Answer:		
	a. lower the cost of multithreading	GO.4	D.T.2
23	In the superscalar without hardware multithreading support, the use	CO4	BT2
	of issue slots is limited by a lack of		
	a. thread-level parallelism		
	b. instruction- level parallelism		
	c. either a or b		
	d. both a and b		
	Answer:		
121	b. instruction- level parallelism	CO 1	DT4
24	What type of major stall can leave the entire processor idle, in the	CO4	BT4
	superscalar working without the hardware multithreading support?		
	a. instruction cache miss		
	b. instruction cache hit		
	c. both a and b		
<u></u>	d. either a or b		

	Answer:		
	a. instruction cache miss		
25	What is the collection of independent uniprocessors interconnected together identified as?  a. instruction stream  b. control unit c. cluster d. NUMA  Answer: c. cluster  Identify which system is responsible for execution of active	CO4	BT1
	processes and allocating resources in both SMP and uniprocessor cases?  a. information system  b. database system  c. knowledge-based system  d. operating system  Answer:  d. operating system		
27	Validate how all the processors share accesses to I/O devices in SMP.  a. through same channel b. through different channel c. either a or b d. both a and b  Answer: c. either a and b	CO4	BT5
28	Choose which of the following can be considered as an advantage of SMP over uniprocessor?  a. availability b. reliability c. maintainability d. serviceability  Answer: a. availability	CO4	BT3
29	Find out the main drawback for bus organization?  a. simplicity  b. reliability  c. performance  d. flexibility  Answer:  c. performance	CO4	BT1
30	Choose which of the following is disadvantage of multiprocessor systems?  a. multiprocessor system is quite expensive	CO4	BT3

b. all the processors in the multiprocessor system share the memory. c. an integrated operating system is required in multiprocessor systems. d. all of the above  Answer: d. all of the above  Answer: b. cache memory c. clocks d. none of the above  Answer: b. cache memory  B12  Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall  Answer: c. cache coherence d. stall  Answer: c. cache coherence d. simultaneous concurrent processing Answer: a. synchronization  CO4  BT1  BT3  BT1  CO54  BT1  BT3  BT1  CO54  BT1  BT3  BT3  A multiprocessor requests the access is termed as a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor requests the access is termed as a. distributed memory multiprocessor c. homogeneous multiprocessor requests the access is termed as a. distributed memory multiprocessor c. non uniform memory access b. non uniform memory access c. uniform memory access c. uniform memory access c. uniform memory access d. none of the above Answer: c. and the above Answer: c. and integrated operating system is required in multiprocessor c. shared memory multiprocessor c. homogeneous multiprocessor requests the access is termed as a. distributed memory multiprocessor c. uniform memory access d. none of the above Answer:				
systems. d. all of the above Answer: d. all of the above Answer: d. all of the above Determine which is used to improve performance and reduce the number of bus accesses when equipped with each processor. a. DMA controller b. cache memory c. clocks d. none of the above Answer: b. cache memory  Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another eache. a. cache miss b. cache hit c. cache coherence d. stall Answer: c. cache coherence d. stall Answer: c. cache coherence d. simultaneous concurrent processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  CO4 BT1  BT3  BT3  CO4 BT3  BT3  Answer: b. shared memory multiprocessor c. homogeneous multiprocessor c. homogeneous multiprocessor c. homogeneous multiprocessor c. homogeneous multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor c. b. shared memory multiprocessor b. shared memory multiprocessor c. uniform memory access b. non uniform memory access c. uniform memory access d. none of the above		1		
d. all of the above Answer: d. all of the above  Determine which is used to improve performance and reduce the number of bus accesses when equipped with each processor. a. DMA controller b. cache memory c. clocks d. none of the above Answer: b. cache memory Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: e. cache coherence d. stall Answer: a. synchronization  Serious and the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor requests the access is termed as a. distributed memory access b. non uniform memory access d. none of the above  BT1  CO4  BT3  CO4  BT3  CO4  BT3  CO4  BT3  CO4  BT1  CO4  BT3  CO4  BT3  CO4  BT3  CO4  BT1  CO4  BT1  CO4  BT1  CO4  BT3  CO4  BT3  CO4  BT1  CO4  BT1  CO4  BT1  CO4  BT3  CO4  BT3  CO4  BT3  CO4  BT1  CO5  BT1  CO5  BT1  CO5  BT1  CO5  BT1  CO6  BT1  CO7  BT1  CO7  BT3  CO7  BT1  CO7  BT3  CO7  BT1  CO7  BT1  CO7  BT3  CO7  BT3  CO7  BT3  CO7  BT3  CO7  BT1  CO7  BT3  C		c. an integrated operating system is required in multiprocessor		
Answer: d. all of the above  Determine which is used to improve performance and reduce the number of bus accesses when equipped with each processor. a. DMA controller b. cache memory c. clocks d. none of the above Answer: b. cache memory  Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: c. cache coherence What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  CO4 BT1  CO5 BT3  CO5 BT3  A synchronization  CO5 BT3  A synchronization  Answer: b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor c. homogeneous multiprocessor system Answer: b. shared memory multiprocessor c. miror memory access b. non uniform memory access c. uniform memory access d. none of the above		1 3		
d. all of the above  Determine which is used to improve performance and reduce the number of bus accesses when equipped with each processor.  a. DMA controller b. cache memory c. clocks d. none of the above  Answer: b. cache memory Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall  Answer: c. cache coherence d. stall  Answer: a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing  Answer: a. synchronization  CO4  BT1  BT3  BT3  CO54  BT1  BT1  CO54  BT1  BT3  BT1  CO54  BT1  BT3  BT3  Answer: a. synchronization  Answer: b. shared memory multiprocessor c. homogeneous multiprocessor system Answer: b. shared memory multiprocessor system Answer: b. shared memory multiprocessor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access c. uniform memory access d. none of the above		d. all of the above		
Determine which is used to improve performance and reduce the number of bus accesses when equipped with each processor.   a. DMA controller   b. cache memory   c. clocks   d. none of the above   Answer:   b. cache memory     b. cache memory   d. cache miss   d. cache miss   d. cache miss   d. cache miss   d. cache coherence   d. stall   d. cache coherence   d. simultaneous consumers   d. cache may be running on different processors.   d. simultaneous concurrent processing   d. cache may be running on different processors.   d. synchronization   d. simultaneous concurrent processing   d. cache memory management   d. simultaneous concurrent processor   d. shared memory multiprocessor   d. heterogeneous		Answer:		
number of bus accesses when equipped with each processor.  a. DMA controller b. cache memory c. clocks d. none of the above Answer: b. cache memory  Relate to a problem that will occur when a word is altered in one eache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: c. cache coherence d. stall Answer: c. cache coherence d. simultaneous concurrent processing Answer: a. synchronization  Ment is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization  Todal tolerance d. simultaneous concurrent processing Answer: a. synchronization  Coda BT3  Coda BT3  Todal Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory access c. uniform memory access b. non uniform memory access c. uniform memory access d. none of the above		d. all of the above		
a. DMA controller b. cache memory c. clocks d. none of the above Answer: b. cache memory  32 Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: b. cache coherence d. stall Answer: c. cache coherence d. stall Answer: c. cache coherence d. sitall Answer: b. cache coherence d. sitall Answer: c. cache coherence d. sitall Answer: b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processors. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor c. homogeneous multiprocessor system Answer: b. shared memory multiprocessor S. shared memory multiprocessor system Answer: b. shared memory multiprocessor c. uniform memory access b. non uniform memory access c. uniform memory access d. none of the above	31	Determine which is used to improve performance and reduce the	CO4	BT3
b. cache memory c. clocks d. none of the above Answer: b. cache memory  Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: c. cache coherence  What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  CO4 BT1  BT3  CO4 BT3  Answer: b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system d. heterogeneous multiprocessor system d. heterogeneous multiprocessor requests the access is termed as a. distributed memory multiprocessor b. shared memory multiprocessor c. uniform memory access b. non uniform memory access c. uniform memory access d. none of the above		number of bus accesses when equipped with each processor.		
c. clocks d. none of the above Answer: b. cache memory  32 Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above		1 11 1		
c. clocks d. none of the above Answer: b. cache memory  32 Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above		b. cache memory		
d. none of the above Answer: b. cache memory  32 Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall Answer: c. cache coherence  What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor c. homogeneous multiprocessor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above		<del>_</del>		
Answer: b. cache memory  Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall  Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing  Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
b. cache memory  Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache.  a. cache miss b. cache hit c. cache coherence d. stall  Answer: c. cache coherence What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing  Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor a. distributed memory multiprocessor system Answer: b. shared memory multiprocessor c. homogeneous multiprocessor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
Relate to a problem that will occur when a word is altered in one cache and it could conceivably invalidate a word in another cache.   a. cache miss   b. cache hit   c. cache coherence   d. stall     Answer:   c. cache coherence     d. stall   Answeric   c. cache coherence   d. stall     Answeric   c. cache coherence   d. stall     Answeric   c. cache coherence   d. simultaneous encourrent processors.   a. synchronization   b. memory management   c. fault tolerance   d. simultaneous concurrent processing     Answer:   a. synchronization   34   Choose which of the following offers the programmer a single physical address space across all processes.   a. distributed memory multiprocessor   b. shared memory multiprocessor system   d. heterogeneous multiprocessor system   Answer:   b. shared memory multiprocessor   depend on which processor requests the access is termed as   a. distributed memory access   b. non uniform memory access   b. non uniform memory access   d. none of the above   BT1				
cache and it could conceivably invalidate a word in another cache. a. cache miss b. cache hit c. cache coherence d. stall  Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system Answer: b. shared memory multiprocessor system Answer: b. shared memory multiprocessor c. uniform memory access b. non uniform memory access c. uniform memory access d. none of the above	32	,	CO4	BT2
a. cache miss b. cache hit c. cache coherence d. stall  Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing  Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system  Answer: b. shared memory multiprocessor  Answer: b. shared memory multiprocessor c. uniform memory access b. non uniform memory access c. uniform memory access d. none of the above	-	<u> </u>		
b. cache hit c. cache coherence d. stall Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor system Answer: b. shared memory multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor system Answer: b. shared memory multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor system Answer: b. shared memory multiprocessor system Answer: b. shared memory multiprocessor c. homogeneous multiprocessor system Answer: b. shared memory multiprocessor c. homogeneous multiprocessor c. homogeneous multiprocessor system Answer: b. shared memory multiprocessor c. homogeneous multiprocessor c. homogen		,		
c. cache coherence d. stall Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  35 A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
d. stall Answer: c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system Answer: b. shared memory multiprocessor c. homogeneous multiprocessor c. homogeneous multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor c. homogeneous multiprocessor b. shared memory multiprocessor c. homogeneous multip				
Answer: c. cache coherence  What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  Answer: c. distributed memory multiprocessor  BT1  CO4  BT1  BT1  CO4  BT1				
c. cache coherence  33 What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors. a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  Answer: b. shared memory multiprocessor  Answer: b. shared memory multiprocessor  a. distributed memory access or requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
What is defined as the process of coordinating the behavior of two or more processes which may be running on different processors.  a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing  Answer: a. synchronization  Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system  Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
more processes which may be running on different processors.  a. synchronization  b. memory management c. fault tolerance d. simultaneous concurrent processing  Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above	33		CO4	RT1
a. synchronization b. memory management c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above	33		004	BII
b. memory management c. fault tolerance d. simultaneous concurrent processing  Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
c. fault tolerance d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above		-		
d. simultaneous concurrent processing Answer: a. synchronization  34 Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  35 A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above		, · · · · · · · · · · · · · · · · · · ·		
Answer: a. synchronization  Choose which of the following offers the programmer a single physical address space across all processes. a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
a. synchronization  Choose which of the following offers the programmer a single physical address space across all processes.  a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
Choose which of the following offers the programmer a single physical address space across all processes.  a. distributed memory multiprocessor b. shared memory multiprocessor system d. heterogeneous multiprocessor system  Answer: b. shared memory multiprocessor  Answer: b. shared memory multiprocessor  Anultiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
physical address space across all processes.  a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system  Answer: b. shared memory multiprocessor  35 A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above	24		CO4	DT2
a. distributed memory multiprocessor b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system  Answer: b. shared memory multiprocessor  35 A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above	34		CO4	В13
b. shared memory multiprocessor c. homogeneous multiprocessor system d. heterogeneous multiprocessor system  Answer: b. shared memory multiprocessor  35 A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
c. homogeneous multiprocessor system d. heterogeneous multiprocessor system  Answer: b. shared memory multiprocessor  35 A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
d. heterogeneous multiprocessor system  Answer: b. shared memory multiprocessor  35 A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above		, .		
Answer: b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
b. shared memory multiprocessor  A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
A multiprocessor in which the latency to a word in memory does not depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above				
depend on which processor requests the access is termed as a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above			ac.	D/C1
a. distributed memory access b. non uniform memory access c. uniform memory access d. none of the above	35		CO4	BII
b. non uniform memory access c. uniform memory access d. none of the above				
c. uniform memory access d. none of the above				
d. none of the above				
Answer:		d. none of the above		
		Answer:		

	c. uniform memory access		
36	Which of the following challenges does NUMA machines support	CO4	BT2
	when compared to UMA?		·
	a. ability for scaling to larger sizes.		
	b. lower latency to nearby memory.		
	c. either a or b		
	d. both a and b		
	Answer:		
	d. both a and b		
37	A is a synchronization device that allows access to data	CO4	BT1
"	to only one processor at a time.		
	a. lock		
	b. power cable		
	c. coprocessor		
	d. none of the above		
	Answer:		
	a. lock		
38	defines what values can be returned by a read.	CO4	BT1
30	a. consistency		<b>D</b> 11
	b. coherence		
	c. reliability		
	d. latency		
	Answer:		
	b. coherence		
39	determines when a written value will be returned by a	CO4	BT3
	read.		
	a. reliability		
	b. coherence		
	c. consistency		
	d. latency		
	Answer:		
	c. consistency		
40	The approach to ensure that all writes to the same location are seen	CO4	BT1
10	in the same order is termed as		
	a. synchronization		
	b. cache coherence		
	c. latency		
	d. write serialization		
	Answer:		
	d. write serialization		
41		CO4	BT1
📆	Select which schemes are provided by the cache coherent	007	ווע
	multiprocessor on shared data items?		
	a. migration		
	b. replication		
	c. both a and b		

	d. either a or b		
	d. ethler a or b		
	Answer:		
	c. both a and b		
42	When a data item can be moved to a local cache and used there in a	CO4	BT1
42		007	DII
	transparent fashion it is termed as		
	a. migration		
	b. replication		
	c. synchronization d. serialization		
	Answer:		
12	a. migration	CO4	BT4
43	In a cache coherent multiprocessor, migration helps to reduce	CO4	D14
	a. latency		
	b. bandwidth		
	c. both a and b		
	d. either a or b		
	Answer:		
14	c. both a and b	CO4	BT4
44	When a private data is cached, its location is migrated to the cache	CO4	B14
	and it helps in		
	a. increasing the average access time as well as the memory		
	bandwidth required		
	b. reducing the average access time as well as the memory		
	bandwidth not required		
	c. reducing the average access time as well as the memory		
	bandwidth required		
	d. increasing the average access time as well as the memory		
	bandwidth not required		
	Answer:		
	c. reducing the average access time as well as the memory		
45	bandwidth required	CO4	BT1
43	SISD means Single Design	CO4	DII
	a. Single Information Single Design		
	b. Single Instruction Single Data		
	c. Single Instruction Single Design		
	d. Single Information Single Document  Answer:		
46	b. Single Instruction Single Data  One of the protocols under the speeping method which is used to	CO4	BT1
40	One of the protocols under the snooping method which is used to enforce coherence by ensuring that a processor has exclusive access		DII
	to a data item before it writes the item is referred as		
	a. write update protocol		
	b. directory protocol		
	c. write invalidate protocol		
	d. write broadcast protocol		1

	Answer:		
47	c. write invalidate protocol	CO4	BT3
4 /	Select which protocol under the snoopy approach enables multiple	CO4	<b>D</b> 13
	writers as well as multiple readers?		
	a. write update protocol		
	b. directory protocol		
	c. write invalidate protocol		
	d. none of the above		
	Answer:		
	a. write update protocol	G 0 4	D.F.2
48	Determine what lead to the development of MESI protocol?	CO4	BT3
	a. cache size		
	b. cache coherency		
	c. bus snooping		
	d. number of caches		
	Answer:		
	b. cache coherency		
49	What does MESI stand for?	CO4	BT1
	a. modified exclusive state invalid		
	b. modified exclusive shared invalid		
	c. modified exclusive system input		
	d. modified embedded shared invalid		
	Answer:		
	b. modified exclusive shared invalid		
50	Alternative way of a snooping-based coherence protocol, is defined	CO4	BT1
	as		
	a. write invalidate protocol		
	b. directory protocol		
	c. write update protocol		
	d. write broadcast protocol		
	Answer:		
	b. directory protocol		
	PART B (4 Marks)		
1	Define instruction level parallelism.		
	Instruction-level parallelism (ILP) is a measure of how many of the		
	operations in a computer program can be performed	CO4	BT1
	simultaneously. The potential overlap among instructions is called		БП
	instruction level parallelism.		
2	List the limitations in instruction level parallelism:		
-			
	1. True data dependency;		
	2. Procedural dependency;	CO4	BT2
	3. Resource conflicts;	CO4	
	4. Output dependency;		
	5. Antidependency.		

3	Outline the categories of computer systems under Flynn. Single instruction, single data (SISD) stream Single instruction, multiple data (SIMD) stream: Multiple instruction, single data (MISD) stream: Multiple instruction, multiple data (MIMD) stream	CO4	BT1
4	Quote the functions of SMID.  A single machine instruction controls the simultaneous execution of a number of processing elements on a lockstep basis. Each processing element has an associated data memory, so that instructions are executed on different sets of data by different processors.	CO4	BT1
5	Highlight aboout a Multicore processor.  A multicore processor, also known as a chip multiprocessor, combines two or more processor units (called cores) on a single piece of silicon (called a die).	CO4	BT1
6	What is Cache Coherence? When multiple caches exist, there is a need for a cache-Coherence scheme to avoid access to invalid data. Cache coherency may be addressed with software-based techniques. In the case where the cache contains stale data, the cached copy may be invalidated and reread from memory when needed again.	CO4	BT1
7	Define Coarse-grained multithreading. A version of hardware multithreading that implies switching between threads only after significant events, such as a last-level cache miss.	CO4	BT1
8	Paraphrase on MESI?  To provide cache consistency on an SMP, the data cache often supports a protocol known as  MESI(modified/exclusive/shared/invalid)	CO4	BT2
9	What is Fine Grained Multithreading? switches between threads on each instruction, resulting in interleaved execution of multiple threads.	CO4	BT1
10	Express what is Data-level parallelism?  Data-level parallelism specifically subword parallelism, offers a simple path to higher performance for programs that are intensive in arithmetic operations for either integer or floating-point data.  PART C (12 Marks)	CO4	BT2
1	Illustrate with neat sketches about Instruction level and Data level parallelism.	CO4	BT4
2	Discuss in detail about Flynn's Classification.	CO4	BT4
3	Elaborate about Hardware Multithreading	CO4	BT4

4	Articulate the key features of the MESI protocol.	CO4	BT3
5	Compare and contrast Uniprocessor and Multiprocessor system and explain them in detail	CO4	BT2
6.	Highlight about the Hardware performance issues that led to the development of multicore computers	CO4	BT4
7.	Compare and contrast about SISD,SIMD,MIMD,MISD	CO4	BT2
8.	Summarize in detail about Cache Coherence.	CO4	BT4
9.	Compare Coarse grained and Fine grained Multithreading and explain them in detail.	CO4	BT2
10.	Discuss about MESI protocol for Multiprocessor Systems	CO4	BT4

#### **Note:**

- 1. BT Level Blooms Taxonomy Level
- 2. CO Course Outcomes

 $BT1-Remember\ BT2-Understand \qquad BT3-Apply \qquad BT4-Analyze \qquad BT5-Evaluate \qquad BT6-Create$