# 5.15

R1: 0x3121

R2: 0x4566

R3: 0xABCD

R4: 0xABCD

# 5.16

a. PC-relative mode. The offset can be represented by 9 bits. So LD instruction can be used.

b. Indrect mode. The offset cannot be represented by 9 bits, it can be store in a register and then we can load from the address by LDI instruction.

c. Base+Offset mode. We can store the head address of the array in the base register and keep incresing the offset to load sequentially.

# 5.37

LDI: PC register, general register, memeory and ALU.

#### 5.39

LEA: general register and ALU.

### 5.50

The Conditional Branch: PC register.

The Load Effective Address: general registers.

The LD instruction: the MAR register.

# 6.9

```
1 AND RO, RO, #0 0101 000 000 1 00000
2 AND R1, R1, #0
3 ADD RO, RO, #90
4 AND R1, R1, #100
5 LOOP TRAP x21
6 AND R1, R1, #-1
7 BRZ END
8 BRZnp LOOP
9 END TRAP x25
```

the machine language:

```
1 | 0101 000 000 1 00000
2 | 0101 001 001 1 00000
3
```

```
4 ; R0 <- R0 + 15 for 6 times
    0001 000 000 1 01111
 6 0001 000 000 1 01111
 7 0001 000 000 1 01111
 8 0001 000 000 1 01111
 9 0001 000 000 1 01111
10 0001 000 000 1 01111
11
12 ; R1 <- R1 + 100
13 0001 001 001 1 01111
14 0001 001 001 1 01111
15 0001 001 001 1 01111
16 0001 001 001 1 01111
17
    0001 001 001 1 01111
18 0001 001 001 1 01111
19 0001 001 001 1 01010
20
21 | 1111 0000 0010 0001 ; TRAP x21
22 | 0001 001 001 1 11111 ; R1 <- R1 - 1
23
24 | 0000 010 000000001 ; BRz 1
    0000 111 111111100 ; BRnzp -4
25
26
27 | 1111 0000 0010 0101 ; TRAP x25
```

# 6.10

If R2 is odd, R1 will be 1, else R1 is 0.

```
1 AND R1, R1, #0
2 AND R0, R2, #1
3 BRZ END
4 ADD R1, R1, #1
5 END TRAP x25
```

the machine code:

```
1 | 0101 001 001 1 00000
2 | 0101 010 010 1 00001
3 | 0000 010 000000001
4 | 0001 001 001 1 00001
5 | 1111 0000 0010 0101
```