

Logic and Computer Design Fundamentals

Midterm Review

Ming Cai

cm@zju.edu.cn

College of Computer Science and Technology,
Zhejiang University

Previous Year's Final Exam

1. Fill in the blank (20 points, 2pt/per)
2. Multiple Choice (20 points, 2pt/per)
3. Optimization (12 points, 6pt/per)
4. Circuit Analysis (18 points)
 - Combinational circuit
 - Sequential circuit
5. Logic Design (30 points)
 - Combinational circuit
 - Sequential circuit

Course Review

HIGHLIGHTS & PROBLEMS

Chapter 1

■ Conversion between number systems

- Binary number, hexadecimal number

- Eg. $(1101\ 1111)_2 = (DF)_{16}$

Decimal	Binary	Octal	Hexadecimal
369.3125	101110001.0101	561.24	171.5
189.625	10111101.101	275.5	BD.A
214.625	11010110.101	326.5	D6.A
62407.625	1111001111000111.101	171707.5	F3C7.A

■ Conversion between binary number and decimal code

- BCD (binary-coded decimal)

- Eg. $(1001\ 0101)_{BCD} \rightarrow (0101\ 1111)_2 \rightarrow (5F)_{16}$

- Parity Bit

- $100\ 0001 \rightarrow 0100\ 0001$ (with even parity) $\rightarrow 1100\ 0001$ (with odd parity)
- How to generate odd parity bit P for any 5-bit binary number $D_4D_3D_2D_1D_0$?

■ Gray Code & ASCII Character Code

Chapter 2

■ Boolean algebra

- DeMorgan's law: $\overline{(X + Y)} = \overline{X} \overline{Y}$ and $\overline{(XY)} = \overline{X} + \overline{Y}$
- Distributive laws: $X + YZ = (X + Y)(X + Z)$
- Dual of an algebraic expression: OR \longleftrightarrow AND, 0's \longleftrightarrow 1's
- Consensus theorem: $XY + \overline{X}Z + YZ = XY + \overline{X}Z$, $(X + Y)(\overline{X} + Z)(Y + Z) = (X + Y)(\overline{X} + Z)$

■ Complement of a function

- OR \longleftrightarrow AND, 0's \longleftrightarrow 1's, $X \longleftrightarrow \overline{X}$

■ Standard forms

- Minterms, Maxterms, Canonical forms (SOM, POM)
- Product terms, sum terms, SOP, POS
- Relationship between SOM and POM? SOM and SOP?

■ Two-level circuit optimization

- Cost criteria: gate input cost
- Karnaugh map (K-map), Prime Implicants, Essential Prime Implicants
- Simplifying in SOP form (with don't care conditions)

Chapter 2

- Other gates
 - NAND/NOR, XOR/XNOR, Odd/Even Function, Buffer, 3-state buffer
- Exclusive-OR operator and gates
 - Identities of XOR operation:
 - $X \oplus \overline{Y} = \overline{X} \oplus Y = \overline{(X \oplus Y)}$ $X \oplus \overline{(Y \oplus Z)} = \overline{(X \oplus Y)} \oplus Z = \overline{(X \oplus Y \oplus Z)}$
 - Odd function and even function
 - Use odd function to generate even parity bit
 - Use even function to generate odd parity bit
 - The even function is obtained by replacing the output gate with an XNOR gate. $P_{\text{odd}} = X \oplus Y \oplus Z$, $P_{\text{even}} = \overline{P_{\text{odd}}} = \overline{(X \oplus Y \oplus Z)}$
- High-impedance outputs
 - 3-state buffer
 - Transmission gates


EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

Chapter 2

■ Problems:

- The dual of an algebraic expression is obtained by 1) interchanging OR and AND operations and 2) replacing 1's by 0's and 0's by 1's.
- Use DeMorgan's Theorem to complement a function: 1) interchange AND and OR operators and 2) complement each constant value and literal
- Four variables odd function has C “1” squares in its corresponding K-Map.
A. 4 B. 7 C. 8 D. 14
- The gate input cost G of function $F = \overline{A}B(C+D) + C(\overline{B}D + \overline{A}D)$ is A.
A. 15 B. 14 C. 13 D. 12
- Which of the following logical gates can be used as a controllable inverter? B.
A. AND gate B. XOR gate C. Buffer gate D. OR gate
- The Essential Prime Implicants in the K-Map given below are B.
A. $Y'Z'$, XZ' B. $X'Y'$, XY C. XY , XZ' D. $Y'Z'$, $X'Y'$
- Given below are the waveforms of input A, B and output F of a logic device. Then the device is a C gate.

A. NAND B. NOR C. XOR D. OR




				Y
	1	1		
	1		1	1
	1		1	1
W	1	1		
				Z

Chapter 2

■ Problems:

1. According to the following logic circuit diagram, write down the corresponding Boolean function and optimize it to the form of SOP



2 Given a Boolean function


$$F(W, X, Y, Z) = \sum m(4, 6, 7, 8, 12, 15) + \sum d(2, 3, 5, 10, 11)$$

Optimize F together with the don't-care conditions d using a K-map

Chapter 3

■ Technology parameters

- fan-in, fan-out, noise margin, cost, transition time, propagation delay, power dissipation




t_r = Rise transition time
 t_f = Fall transition time
 t_{phl} = Propagation delay high-low
 t_{plh} = Propagation delay low-high

- Delay Model: transport delay, inertial delay, rejection time
- How to calculate gate delay based on fan-out?

Chapter 3

- Methods of Describing Logic Events
 - Truth Table, Timing Diagram, Boolean Function, Karnaugh Maps, Logic Circuit
- Design procedure: specification, formulation, optimization, technology mapping, verification
 - Hierarchical Design
- Seven-segment display
 - How to design a BCD-to-Seven-Segment decoder? [example 3-2](#)
- Technology mapping
 - How to implement a Boolean function with NAND gates?




Chapter 3

- n-to-m-Line Decoder
 - n inputs and m outputs with $n \leq m \leq 2^n$
- m-to-n-Line Encoder
 - m inputs and n outputs with $n \leq m \leq 2^n$
- Multiplexer
 - n control inputs (selection inputs), m inputs and one output with $m < 2^n$
- Demultiplexer: Decoder with Enable
- Combinational Function Implementation
 - Decoders and OR gates,
 - Multiplexers
 - ROMs
 - PALs: doesn't provide full decoding of the variables, so it doesn't generate all the minterms
 - PLAs: similar to the PLAs
 - Lookup Tables

Chapter 3


■ Combinational Function Implementation

- Any combinational circuit with n inputs and m outputs can be implemented with
 - an n -to- 2^n -line decoder, and m OR gates (one for each output)
- Implement m functions of n variables with
 - an m -wide 2^n -to-1-line multiplexer
- Implement m functions of $n+1$ variables with
 - an m -wide 2^n -to-1-line multiplexer and a single inverter




Chapter 3

- Problem: Design a 4-to-16 line decoder with **Enable** input using five 2-to-4 line decoders with **Enable** inputs.



Chapter 3


- Problem: Give the canonical sum of product expression for the function which is implemented using the following circuit.



$$Y(A, B, C, D) = \Sigma_m(1, 2, 3, 6, 9, 10, 11, 13)$$

Chapter 3

- Problem: Give the canonical sum of product expression for the function which is implemented using the following circuit.




- approach 2

$$\begin{aligned}
 Y &= \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C1 + \bar{A}B\bar{C}0 + \bar{A}BC\bar{D} + \\
 &\quad A\bar{B}\bar{C}D + A\bar{B}C1 + AB\bar{C}D + ABC0 \\
 &= \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}D + \bar{A}BC\bar{D} + \\
 &\quad A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}CD + AB\bar{C}D
 \end{aligned}$$

$$Y(A, B, C, D) = \Sigma_m(1, 2, 3, 6, 9, 10, 11, 13)$$

Chapter 3

- **Problem:** Construct a 10-to-1 line multiplexer with three 4-to-1 line multiplexers. The selection codes 0000 through 1001 can be directly applied to the multiplexer selections inputs without added logic.



S3	S2	S1	S0	d
0	0	0	0	d0
0	0	0	1	d1
0	0	1	0	d2
0	0	1	1	d3
0	1	0	0	d4
0	1	0	1	d5
0	1	1	0	d6
0	1	1	1	d7
1	0	0	0	d8
1	0	0	1	d9


Chapter 5

- Programmable implementation technologies
 - PROM, PAL, PLA, FPGA

AND	OR	DEVICE
Fixed	Fixed	Not Programmable
Fixed	Programmable	PROM
Programmable	Fixed	PAL
Programmable	Programmable	PLA

Chapter 5

- Programmable implementation technologies
 - PROM
 - Can any combinational circuit with n inputs and m outputs be implemented with
 - a PROM with n inputs and m outputs ?
 - a PLA with n inputs and m outputs ?
 - a PAL with n inputs and m outputs ?



Chapter 5


■ Programmable implementation technologies

- PAL

$$W = \overline{A}BC + AB\overline{C}$$

$$F1 = X = \overline{A}BC + \overline{A}BC + W$$


$$F2 = Y = \overline{A}B\overline{C} + A\overline{B}C$$



Chapter 5


■ Programmable implementation technologies

• PLA




Chapter 5

- Programmable implementation technologies
 - FPGA
 - Lookup tables (LUTs) are used for implementing FPGAs




Truth table

S	A	B	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1




Chapter 5

- Problem: Given a 256 x 8 ROM chip with **Enable** input, show the external connections necessary to construct a 2K x 8 ROM with eight chips and a decoder.




Chapter 5

- Problem: Given a 1K x 4 ROM chip with **Enable** input, show the external connections necessary to construct a 4K x 8 ROM with eight chips and a decoder.




- ## ■ Binary adder-subtractors




Chapter 3

■ Design by Contraction

1. set $B = 001$  value fixing




2. simplifying the logic  contracting



Chapter 3

■ Arithmetic circuit design




Select		Input	$G = A + Y + C_{in}$	
S_1	S_0	Y	$C_{in} \quad 0$	$C_{in} \quad 1$
0	0	all 0's	$G = A$ (transfer)	$G = A + 1$ (increment)
0	1	B	$G = A + B$ (add)	$G = A + B + 1$
1	0	\overline{B}	$G = A + \overline{B}$	$G = A + \overline{B} + 1$ (subtract)
1	1	all 1's	$G = A - 1$ (decrement)	$G = A$ (transfer)

Chapter 3

- Problem: Implement a binary full adder with a **dual 4-to-1-line multiplexer** and a single inverter.

X	Y	C_{in}	S	C	
0	0	0	0	0	$S = C_{in}$
0	0	1	1	0	$C = 0$
0	1	0	1	0	$S = \overline{C_{in}}$
0	1	1	0	1	$C = C_{in}$
1	0	0	1	0	$S = \overline{C_{in}}$
1	0	1	0	1	$C = C_{in}$
1	1	0	0	1	$S = C_{in}$
1	1	1	1	1	$C = 1$



Chapter 3

- **Problem:** Using A Full Adder and logic gates to design a combinational circuit with three inputs, x, y, and z, and three outputs, A, B, and C.
- 1) When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input.
- 2) When the binary input is 4, 5, 6, or 7, the binary output is one less than the input.

x	y	z	A	B	C
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0


		y			
		\longleftrightarrow			
	$x \backslash yz$	00	01	11	10
	0			1	
x	1		1	1	1

$$A = xy + xz + yz$$

x\yz	00	01	11	10
0		1		1
1	1		1	

$$B = x \oplus y \oplus z$$



$$C = z'$$



Chapter 3


■ Problems

- Given a 4-bit full adder, design a 4-bit Incrementer-Decrementer circuit.
 Inputs: $D = D_3D_2D_1D_0$ and S , Outputs: $Y = Y_3Y_2Y_1Y_0$ and C .
 (1). When $S = 0$, circuit is an Incrementer: $Y = D + 1$. If $Y > 1111$, $C = 1$; other $C = 0$.
 (2). When $S = 1$, circuit is a Decrementer: $Y = D - 1$. If $Y < 0000$, $C = 0$; other $C = 1$.
- Using a Full Adder and logic gates to design a combinational circuit that compares two 4-bit unsigned numbers A and B to see whether B is greater than A . The circuit has one output X , so that $X = 1$ if $A < B$ and $X = 0$ if $A \geq B$.



Design of Combinational Circuits


- Methods of designing combinational circuits
 - Design by **truth table**
 - Design by **bisection**
 - Design in a **hierarchical structure**
 - Design by **iteration**
 - Design by **contraction/expansion**




Design by **truth table**

Design of Combinational Circuits

■ Design by **bisection**




Decoder expansion




Lookup tables

Design of Combinational Circuits

- Design in a hierarchical structure




Large shifters using layers of mux



256K * 8 RAM with
four 64K * 8 RAM

Design of Combinational Circuits



- Design by iteration




A four-bit Ripple Carry Adder

Design of Combinational Circuits


■ Design by contraction/expansion



Contraction of Adder to Incrementer



Expansion of inputs for constructing subtractor



Expansion of inputs for constructing ALU