Skip to content

Source code of implemention of aes in verilog of an asic project

Notifications You must be signed in to change notification settings

C1oud555/AES-experiement-asic

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

11 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

This is a ASIC project of implemention of AES

The AES cipher core is fork from others, the information contained at the begin of the fiel.

The testbench is tiny, only to show it is functional.

The model also from others and the way to use it is just edit the tester.py

The UVM is added, because I found the systemverilog dpi can help me build a reliable reference model, so i can implement the UVM, and check more spec about the design. Of course it is on building!

About

Source code of implemention of aes in verilog of an asic project

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages