






```
__shared__ float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
     stride < blockDim.x;
                                  Stride:
                                     1, 2, 4, ...
     stride *= 2)
                                syncthreads();
                                if (t % (2 * stride) == 0)
    partialSum[t] +=
      partialSum[t + stride];
                    Code from http://courses.engr.illinois.edu/ece498/al/Syllabus.htm
```















































### Understand warp partitioning → make your code run faster


### Warp Partitioning


■ Partition based on *consecutive increasing* threadIdx


# Warp Partitioning 1D Block threadIdx.x between 0 and 512 (G80/GT200) Warp n Starts with thread 32n Ends with thread 32(n + 1) - 1 Last warp is padded if block size is not a multiple of 32 Warp 0 Warp 1 Warp 2 Warp 3 O...31 32...63 64...95 96...127 ...

### Warp Partitioning

- 2D Block
  - $\Box$  Increasing threadIdx means
    - ullet Increasing threadIdx.x
    - Starting with row threadIdx.y == 0









### Warp Partitioning For warpSize == 32, does any warp have a divergent branch with this code: if (threadIdx.x > 15) { // ... }


### Warp Partitioning


■ For any warpSize, does any warp have a divergent branch with this code:


```
if (threadIdx.x > warpSize)
{
    // ...
}
```





















































### **Memory Coalescing**

- Memory coalescing rearrange access patterns to improve performance
- Useful today but will be less useful with large on-chip caches


### Memory Coalescing The GPU coalesce consecutive reads in a


- The GPU coalesce consecutive reads in a half-warp into a single read
- Strategy: read global memory in a coalesce-able fashion into shared memory
  - ☐ Then access shared memory randomly at maximum bandwidth
    - Ignoring bank conflicts next lecture


See Appendix G in the NVIDIA CUDA C Programming Guide for coalescing alignment requirement


### SM Resource Partitioning


Recall a SM dynamically partitions resources:











## SM Resource Partitioning • Performance Cliff: Increasing resource usage leads to a dramatic reduction in parallelism □ For example, increasing the number of registers, unless doing so hides latency of global memory access

### **SM Resource Partitioning**

CUDA Occupancy Calculator

□ <a href="http://developer.download.nvidia.com/comput">http://developer.download.nvidia.com/comput</a> e/cuda/CUDA\_Occupancy\_calculator.xls

### **Data Prefetching**

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;
```

### **Data Prefetching**

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;
```

### **Data Prefetching**

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];

float f = a * b + c * d;

float f2 = m * f;

Execute instructions
that are not dependent
on memory read
```

### **Data Prefetching**

 Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
float f = a * b + c * d;

float f2 = m * f;

Use global memory after the above line from enough warps hide the memory latency
```

### **Data Prefetching**

 Prefetching data from global memory can effectively increase the number of independent instructions between global memory read and use

### Data Prefetching

■ Recall tiled matrix multiply:

```
for (/* ... */)
{
    // Load current tile into shared memory
    __syncthreads();
    // Accumulate dot product
    __syncthreads();
}
```

### **Data Prefetching**

■ Tiled matrix multiply with prefect:

```
// Load first tile into registers
for (/* ... */)
{
    // Deposit registers into shared memory
    __syncthreads();
    // Load next tile into registers
    // Accumulate dot product
    __syncthreads();
}
```

### Data Prefetching

■ Tiled matrix multiply with prefetch:

```
for (/* ... */)
{
    // Deposit registers into shared memory
    __syncthreads();
    // Load next tile into registers
    // Accumulate dot product
    __syncthreads();
}
```

### Data Prefetching

■ Tiled matrix multiply with prefetch:

```
// Load first tile into registers

for (/* ... */)
{
   // Deposit registers into shared memory
   __syncthreads();
   // Load next tile into registers
   // Accumulate dot product
   __syncthreads();
}

These instructions
executed by enough threads will hide the memory latency of the prefetch
```

### **Data Prefetching**

■ Tiled matrix multiply with prefetch:

```
// Load first tile into registers

for (/* ... */)
{
    // Deposit registers into shared memory
    __syncthreads();

    // Load next tile into registers
    // Accumulate dot product
    __syncthreads();
}

// Prefetch for next iteration of the loop
    __syncthreads();
}
```