# 3D Flash Memory Toggle DDR2.0 Technical Data Sheet

Rev. 1.0 2017 – 09 – 15 Toshiba Memory Memory Division

# CONTENTS

1.	INTRODUCTION	6
1.1.	General Description.	6
1.2.	Definitions and Abbreviations	6
1.3.	Features	8
1.4.	Diagram Legend	g
2.	PHYSICAL INTERFACE	
2.1.	Package Introduction	
2.1.1.	152-BGA Introduction	
2.1.1.1		
2.1.1.2		
2.2.	Pin Descriptions	
2.3.	BLOCK DIAGRAM	
2.4.	Independent Data Buses	
2.5.	Absolute Maximum Rating	
2.6.	Operating Temperature Condition	
2.7.	Recommended Operating Conditions	
2.8.	AC Overshoot/Undershoot Requirements	
2.9.	DC Operating Characteristics	
2.10.	Differential Input AC Characteristics	
2.10.	Input/Output Capacitance (Toper =25°C, f=1MHz, VccQ=1.8V)	
2.11. $2.12.$	DQ Driver Strength	
2.12.	Operating condition on transfer rate	
	1 0	
2.14.	Input/Output Slew rate	
2.15.	High Speed Toggle DDR with ODT.	
2.15.1.	ODT (On die termination)	
2.15.2.	ODT setting	
2.15.3.	ODT behavior during Read operation	
2.15.4.	ODT behavior during Write operation	
2.15.5.	Functional Representation of ODT	
2.16.	R/B and SR[6] Relationship	
2.17.	Write Protect	
3.	MEMORY ORGANIZATION	
3.1.	Addressing	
3.1.1.	Plane Addressing	
3.1.2.	Extended Blocks Arrangement	
3.2.	Factory Defect Mapping	
3.2.1.	Device Requirements	
3.2.2.	Host Requirements	
4.	FUNCTION DESCRIPTION	
4.1.	Discovery and Initialization	
4.1.1.	Power-on/off sequence	
4.1.2.	V <sub>PP</sub> Initialization	
4.1.3.	Single Channel Discovery	
4.1.4.	Dual Channel Discovery	
4.2.	Mode Selection	
4.3.	General Timing	
4.3.1.	Command Latch Cycle	
4.3.2.	Address Latch Cycle	
4.3.3.	Basic Data Input Timing	39
4.3.4.	Basic Data Output Timing	40
4.3.5.	Bus Driving	
4.3.6.	Read ID Operation.	
4.3.7.	Status Read Cycle	42
4.3.8.	Set Feature	43
4.3.9.	Get Feature	43
4.3.10.	Page Read Operation	44
4.3.11.	Full Sequence Program Operation	46
4.3.12.	Full Sequence Program Operation with Random Data Input	48
4.4.	AC Timing Characteristics	52

4.4.1.	Timing Parameters Description.	59
4.4.2.	Timing Parameters Description  Timing Parameters Table	
5.	COMMAND DESCRIPTION AND DEVICE OPERATION	
5. 5.1.	Basic Command Sets	
5.1. 5.2.	Basic Operation	
5.2.1.	Page Read Operation	
5.2.1. $5.2.1.1.$	Page Read Operation with Random Data Output	
5.2.1.1.	Data Out After Status Read	
5.2.1.2.	Random Cache Read Operation	
5.2.2. 5.2.3.	Full Sequence Program Operation	
5.2.3.1.	Full Sequence Program Operation with Random Data Input	
5.2.3.1. 5.2.4.	Cache Full Sequence Program Operation	
5.2.4. $5.2.5.$	Block Erase Operation	
5.2.5. 5.2.6.	•	
	Set Feature Operation	
5.2.6.1.	Toggle 2.0 specific setting (02h)	
5.2.6.2.	Driver strength setting (10h)	
5.2.6.3.	External V <sub>PP</sub> (30h)	
5.2.7.	Get Feature Operation	
5.2.8.	Read ID Operation	
5.2.8.1.	00h Address ID Definition	
5.2.8.2.	40h Address ID Definition	
5.2.9.	Read Status Operation	
5.2.10.	Reset Operation	
5.2.11.	Reset LUN Operation	
5.3.	Extended Operation	
5.3.1.	Extended Command Sets	
5.3.2.	Address Input Restrictions for Multi Plane Operation / Multi Block Operation	
5.3.3.	Multi Plane Read Operation	
5.3.4.	Multi Plane Random Cache Read Operation	
5.3.5.	Multi Plane Full Sequence Program Operation	
5.3.6.	Multi Plane Cache Full Sequence Program Operation	
5.3.7.	Multi Block Erase Operation	
5.3.8.	Device Identification Table Read Operation	
5.3.9.	Parameter Page Definition	
5.3.10.	Read Status Enhanced	
5.3.11.	Read LUN #N Status Operation	
5.4.	Interleaving Operation	
5.4.1.	Interleaving Full Sequence Program Operation	
5.4.2.	Interleaving Page Read	
5.4.3.	Interleaving Block Erase	
5.4.4.	Interleaving Multi Plane Full Sequence Program	
5.4.5.	Interleaving Multi Plane Read	
5.4.6.	Interleaving Multi Block Erase	
5.4.7.	Interleaving Full Sequence Program to Read	
6.	APPLICATION NOTES AND COMMENTS	110
7.	PACKAGE DIMENSIONS	
7.1.	TH58TFT0T23BA4K / TH58TFT1T23BA8K	116
7.2.	TH58TFT2T23BA8J	117
8.	Revision history	118
RESTRI	CTIONS ON PRODUCT USE	119



# **LIST of FIGURES**

Figure 1. Ball assignment for dual 8-bit data access for 152-BGA (TH58TFT0T23BA4K) Figure 2. Ball assignment for dual 8-bit data access for 152-BGA (TH58TFT1T23BA8K, T	
Figure 3. Block Diagram (TH58TFT0T23BA4K)	
Figure 4. Block Diagram (TH58TFT1T23BA8K)	
Figure 5. Block Diagram (TH58TFT2T23BA8J)	
Figure 6. Overshoot/Undershoot Diagram	
Figure 7. Differential Input Signal	
Figure 8. trise and trall Definition for Output Slew Rate	
Figure 9. ODT setting through 'SET FEATURE'	
Figure 10. ODT setting through 'SET FEATURE'	
Figure 11. ODT enable/disable during Write	
Figure 12. Functional Representation of ODT	
Figure 13. Write Protect timing requirements of the Program operation	
Figure 14. Write Protect timing requirements of the Erase operation	
Figure 15. Target Organization	
Figure 16. Row Address Layout	
Figure 17. Position of Plane Address	
Figure 18. Area marked in the first LSB page or the last MSB page of block indicating defect	
Figure 19. Flow chart to create initial invalid block table	
Figure 20. Initialization Timing	
Figure 21. Command Latch Cycle Timing.	38
Figure 22. Address Latch Cycle Timing	38
Figure 23. Basic Data Input Timing	39
Figure 24. Basic Data Output Timing	40
Figure 25. Bus Driving Timing	41
Figure 26. Read ID Operation Timing	
Figure 27. Status Read Cycle Timing	
Figure 28. Status Read Cycle Timing before toggle mode setting at power up sequence	
Figure 29. Set Feature Timing.	
Figure 30. Get Feature Timing.	
Figure 31. Page Read Operation Timing.	
Figure 32. Read Hold Operation with $\frac{\overline{CE}}{CE}$ high	
Figure 33. Full Sequence Program Operation Timing.	
Figure 34. Full Sequence Program Operation with Random Data Input Timing	
Figure 35. Page Read Timing	
Figure 36. Page Read with Random Data Output Timing	
Figure 37. Data Out After Status Read Timing	
Figure 38. Random Cache Read Timing	
Figure 39. Full Sequence Program Timing	
Figure 40. Full Sequence Program operation with Random Data Input Timing	
Figure 41. Cache Full Sequence Program Timing	
Figure 42. Block Erase Timing	
Figure 43. Set Feature Timing	
Figure 44. Get Feature Timing	
Figure 45. Read ID Timing	
Figure 46. Read Status Timing	
Figure 47. Reset timing.	
Figure 48. Reset timing during Program Operation.	
Figure 49. Reset timing during Erase Operation	
Figure 50. Reset timing during Read Operation.	
Figure 50. Reset tilling during Read Operation.	
Figure 52. Successive Reset operation.	
Figure 53. Single LUN Reset Timing	
Figure 54. Example Timing with Multi Plane Read (Primary)	
Figure 55. Example Timing with Multi Plane Read (Secondary)	
Figure 56. Example Timing with Multi Plane Cache Read (Primary)	
Figure 57. Example Timing with Multi Plane Full Sequence Program.	
Figure 58. Example Timing with Multi Plane Cache Full Sequence Program	79

Figure 59. Example Timing with Multi Block Erase	80
Figure 60. Device Identification Table Read Timing	80
Figure 61. Read Status Timing	
Figure 62. Read LUN#N Status Timing	
Figure 63. General Inteleaveing Full Sequence Program Sequence	95
Figure 64. Example Timing with Interleaving Full Sequence Program	
Figure 65. General Interleaving Page Read Sequence	98
Figure 66. Example Timing with Interleaving Page Read	98
Figure 67. General Interleaving Block Erase Sequence	100
Figure 68. Example Timing with Interleaving Block Erase	100
Figure 69. General Interleaving Multi plane Full Sequence Program	101
Figure 70. Example Timing with Interleaving Multi Plane Full Sequence Program	103
Figure 71. General Interleaving Multi Plane Read	104
Figure 72. Example Timing with Interleaving Multi Plane Read	105
Figure 73. General Interleaving Multi Block Erase Sequence	
Figure 74. Example Timing with Interleaving Multi Block Erase	106
Figure 75. General Interleaving Full Sequence Program to Read	107
Figure 76. Example Timing with Interleaving Full Sequence Program to Read	108



# LIST of TABLES

Table 1	Product Organization	8
Table 2	Supported Operation Modes	
Table 3	Pin Descriptions	
Table 4	Dual Channel(x8) Data Bus Signal to $\overline{\sf CE}$ mapping	
Table 5	Absolute Maximum Rating	
Table 6	Operating Temperature Condition	
Table 7	Recommended Operating Condition	
Table 8	AC Overshoot/Undershoot Specification	
Table 9	DC & Operating Characteristics for VccQ=3.3V	
Table 10		
Table 11	AC Characteristics for Differential Input Signal	
Table 12		
Table 13		
Table 14		
Table 15		
Table 16		
Table 17		
Table 18		
Table 19		
Table 20		
Table 21	Testing Conditions for Input Slew Rate	25
Table 22		
Table 23		
Table 24	The addressing of this device.	31
Table 25	·	
Table 26	Mode Selection	37
Table 27	Toggle DDR Timing Parameters Description	52
Table 28	AC Timing Characteristics	54
Table 29	AC Test Conditions	55
Table 30	Read/Program/Erase Timing Characteristics	55
Table 31	Basic Command Sets	56
Table 32	Full Sequence Program Unit(FSP Unit)	60
Table 33	Set feature addresses	63
Table 34	Toggle 2.0 Specific Setting Data	64
Table 35	Toggle 2.0 Specific Setting Data Definition	64
Table 36	Driver Strength Setting Data	65
Table 37		
Table 38	External V <sub>PP</sub> Setting Data Definition	65
Table 39	00h Address ID Definition Table	67
Table 40	2 <sup>nd</sup> ID Data	67
Table 41	3 <sup>rd</sup> ID Data	67
Table 42	4 <sup>th</sup> ID Data	68
Table 43	5 <sup>th</sup> ID Data	68
Table 44		
Table 45		
Table 46		
Table 47		
Table 48		
Table 49	Read Status Definition for 73h	71
Table 50		
Table 51	<b>5</b>	
Table 52		92
m.1.1. ⊭o	Donal LIN 4N Chatra Definition for Enh	0.0



# 1. INTRODUCTION

# 1.1. General Description

Toggle DDR is a Flash Memory interface for high performance applications which support data read and write operations using bidirectional DQS.

Toggle DDR Flash Memory has implemented 'Double Data Rate' without a clock. It is compatible with functions and command which have been supported in conventional type Flash Memory(i.e. SDR Flash Memory) while providing high data transfer rate based on the high-speed Toggle DDR Interface and saving power with separated DQ voltage. For applications that require high capacity and high performance Flash Memory, Toggle DDR Flash Memory is the most appropriate.

Toggle DDR2.0 Flash Memory supports the interface speed of up to 200 MHz (400 Mbps), which is more than 10 times faster than the data transfer rate offered by SDR Flash Memory (40 Mbps). Toggle DDR Flash Memory transfers data at high speed using DQS signal that behaves as a clock, and DQS shall be used only when data is transferred for optimal power consumption.

#### 1.2. Definitions and Abbreviations

#### DDR

Acronym for double data rate.

#### Address

The address is comprised of a column address with 2 cycles and a row address with 3 cycles. The row address identifies the WL, block and LUN to be accessed. The column address identifies the byte within a page to access. The least significant bit of the column address shall always be zero.

#### Column

The byte location within the page register.

#### Row

Refer to the block and WL to be accessed.

#### Page

The smallest addressable unit for the Read operation.

#### WL

The smallest addressable unit for the Program operation.

#### Block

Consists of multiple pages and is the smallest addressable unit for the Erase operation.

#### Plane

The unit that consists of a number of blocks. There are one or more Planes per LUN. This unit is also regarded as Physical Plane.

#### Page register

Register used to transfer data to and from the Flash Array.

#### Cache register

Register used to transfer data to and from the Host.

#### Defect area

The defect area is where factory defects are marked by the manufacturer. Refer to the section 3.2.

#### Device

The packaged Flash Memory unit. A device may contain more than a target.

#### LUN (Logical Unit Number)

The minimum unit that can independently execute commands and report status. There are one or more LUNs per  $\overline{\text{CE}}$ .



#### Target

An independent Flash Memory component with its own  $\overline{\text{CE}}$  signal.

#### SR[x] (Status Read)

SR refers to the status register contained within a particular LUN. SR[x] refers to bit x in the status register for the associated LUN. Refer to 5.2.9 for the definition of bit meanings within the status register.

#### Differential signaling

A method of transmitting information by means of two complementary signals. The opposite technique is called single-ended signaling.

#### Single-ended signaling

A method of transmitting information by means of one signal. The opposite technique is called differential signaling.

#### FSP (Full Sequence Program)

FSP is the abbreviation which stands for Full Sequence Program.

## Flash Memory

Flash Memory in this document means three dimensional type of flash memory.



## 1.3. Features

#### • Organization

Table 1 Product Organization

Parameter	TH58TFT0T23BA4K	TH58TFT1T23BA8K	TH58TFT2T23BA8J
Part number (Toper: 0~70°C)	TH58TFT0T23BA4K	TH58TFT1T23BA8K	TH58TFT2T23BA8J
Device capacity	18336×768×5916×8 ×2 bits	18336×768×5916×8 ×4 bits	18336×768×5916×8 ×8 bits
Page size	18336 Bytes	18336 Bytes	18336 Bytes
Block size	14082048 Bytes	14082048 Bytes	14082048 Bytes
Plane size	41,654,697,984 Bytes	41,654,697,984 Bytes	41,654,697,984 Bytes
Plane per one LUN	2 Planes	2 Planes	2 Planes
LUN per one target	1 LUN	1 LUN	2 LUN
Target per one device	2 targets	4 targets	4 targets
Number of valid blocks per a device (Min.)	10912	21824	43648
Number of valid blocks per a device (Max.)	11832	23664	47328
Package weight (Typ.)	0.47 g	0.47 g	0.55 g

#### NOTE:

- 1) The device occasionally contains unusable blocks.
- 2) The first block of LUN0 in each Target is guaranteed to be a valid block at the time of shipment.
- 3) The specification for the minimum number of valid blocks is applicable over the device lifetime.
- 4) The number of valid blocks includes extended blocks.

#### • Modes

#### **Basic Operation**

Page Read Operation (with Random Data Output), Data Out After Status Read, Random Cache Read Operation, Full Sequence Program Operation (with Random Data Input), Cache Full Sequence Program Operation, Block Erase Operation,

Set Feature Operation, Get Feature Operation, Read ID Operation, Read Status Operation, Reset Department (Part of Part of Part

#### **Extend Operation**

Multi Plane Read Operation, Multi Plane Random Cache Read Operation, Multi Plane Full Sequence Program Operation, Multi Plane Cache Full Sequence Program Operation, Multi Block Erase Operation,

Device Identification Table Read Operation, Read Status Enhanced Operation, Read LUN #N Status Operation

#### **Interleaving Operation**

Interleaving Full Sequence Program, Interleaving Page Read, Interleaving Block Erase, Interleaving Multi Plane Full Sequence Program, Interleaving Multi Plane Read, Interleaving Multi Block Erase, Interleaving Full Sequence Program to Read

Table 2 Supported Operation Modes

Operation Mode	TH58TFT0T23BA4K	TH58TFT1T23BA8K	TH58TFT2T23BA8J
Basic Operation	Supported	Supported	Supported
Extended Operation	Supported	Supported	Supported
Interleaving Operation	Not supported	Not supported	Supported

#### NOTE:

Read LUN #N Status Operation is supported only if the Target has more than 2 LUNs.



#### Mode control

Serial input/output Command control

#### · Power supply

 $V_{CC} = 2.35 \text{ V to } 3.6 \text{ V}$   $V_{CCQ} = 2.7 \text{ V to } 3.6 \text{ V} / 1.7 \text{ V to } 1.95 \text{V}$ 

#### · Access time

Cell array to register 135 µs max. 90 µs typ.

Maximum Data Transfer Rate 200MHz

#### • Program/Erase time

Full Sequnece Program 3.3 ms/WL(3 pages) typ. Block Erase 10 ms/block typ.

#### Operating current

Read 50 mA max. (per 1 chip) Program (avg.) 50 mA max. (per 1 chip) Erase (avg.) 50 mA max. (per 1 chip) Standby 50  $\mu$ A max. (per 1 chip)

#### Reliability


Refer to APPLICATION NOTES AND COMMENTS.

# 1.4. Diagram Legend

Diagrams in the datasheet use the following legend:



This legend shows the command data. Refer to the Table 31 for more information about the command data.



This legend shows the Address data. The addresses are comprised of 2 cycles column address and 3 cycles row address.

C1: Column address 1

C2: Column address 2 R1: Row address 1

R2: Row address 2 R3: Row address 3

W-Data

This legend shows Host writing data (data input) to the device.

(R-Data

This legend shows Host reading data (data output) from the device.

SR[x]

This legend shows Host reading the status register within a particular LUN.



# 2. PHYSICAL INTERFACE


# 2.1. Package Introduction

# 2.1.1. 152-BGA Introduction

Figure 1 and Figure 2 define the ball assignments for devices using Flash Memory Dual Channel(x8) BGA.

N.C indicates mechanical support balls that are not internally connected. N.U balls at four corner areas indicate mechanical support balls that may be internally connected. Therefore, N.U balls landing pad shall not be used for users' purposes.

Any of the support ball locations may or may not be populated with a ball depending upon the Flash Memory Vendor's actual package size. Therefore it's recommended to consider landing pad location for all possible support balls based upon maximum package size allowed in the application.





# 2.1.1.1. Pin Configuration<TOP VIEW>(TH58TFT0T23BA4K)




Figure 1. Ball assignment for dual 8-bit data access for 152-BGA (TH58TFT0T23BA4K)

# 2.1.1.2. Pin Configuration<TOP VIEW>(TH58TFT1T23BA8K, TH58TFT2T23BA8J)




Figure 2. Ball assignment for dual 8-bit data access for 152-BGA (TH58TFT1T23BA8K, TH58TFT2T23BA8J)



# 2.2. Pin Descriptions

Table 3 Pin Descriptions

Pin Name	Pin Function
	DATA INPUTS/OUTPUTS
DQ[7:0]	The DQ pins are used to input command, address and data and to output data during read operations.
	The DQ pins float to high-z when the chip is deselected or when the outputs are disabled.
	COMMAND LATCH ENABLE
CLE	The CLE input controls the activating path for commands sent to the command register. When active high, commands
	are latched into the command register through the DQ ports on the rising edge of the $\overline{\text{WE}}$ signal.
	ADDRESS LATCH ENABLE
ALE	The ALE input controls the activating path for address to the internal address registers.
	Addresses are latched on the rising edge of $\overline{\sf WE}$ with ALE high.
	CHIP ENABLE
CE	The $\overline{\sf CE}$ input is the device selection control. When the device is in the Busy state, $\overline{\sf CE}$ high is ignored, and the device
	does not return to standby mode in program or erase operation.
	READ ENABLE
	The RE input is the serial data-out control, and when active, drives the data onto the DQ bus. Data is valid after tdosre
RE, (RE)	of rising edge & falling edge of REwhich also increments the internal column address counter by each one. The Read
	Enable RE is paired with differential signal RE to provide differential pair signaling to the system during reads.
	WRITE ENABLE
WE	The $\overline{\rm WE}$ input controls writes to the DQ port. Commands, addresses are latched on the rising edge of the $\overline{\rm WE}$ pulse.
	WRITE PROTECT
$\overline{WP}$	The WP pin provides inadvertent program/erase protection during power transitions.
	The internal high voltage generator is reset when the WP pin is active low.
	READY/BUSY OUTPUT
5/5	The $R/\overline{B}$ output indicates the status of the device operation. When low, it indicates that a program, erase or random
R/B	read operation is in process and returns to high state upon completion. It is an open drain output and does not float to
	high-z condition when the chip is deselected or when outputs are disabled.
	DATA STROBE
DQS, (DQS)	Output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS
	is paired with differential signal DQS to provide differential pair signaling to the system during reads and writes.
\/	POWER
Vcc	VCC is the power supply for device.
V0	DQ POWER
VccQ	The VccQ is the power supply for input and/or output signals.
Vss	GROUND
\/O	DQ GROUND
VssQ	The VssQ is the power supply ground.
$V_{REF}$	REFERENCE VOLTAGE
	External V <sub>PP</sub>
$V_{PP}$	The V <sub>PP</sub> signal is an optional external high voltage power supply to the device. This high voltage power supply may be
	used to enhance Erase and Program operations (e.g., improved power efficiency).
N.C	NO CONNECTION
N.C	Lead is not internally connected.
NI.	NOT USE
N.U I	Nothing should be connected with it.
NOTE:	

- 1) Connect all Vcc and Vss pins of each device to common power supply outputs.
- 2) Do not leave all Vcc, VccQ and Vss and VssQ disconnected.

# 2.3. BLOCK DIAGRAM




Figure 3. Block Diagram (TH58TFT0T23BA4K)




Figure 4. Block Diagram (TH58TFT1T23BA8K)




Figure 5. Block Diagram (TH58TFT2T23BA8J)

# 2.4. Independent Data Buses

There may be two independent 8-bit data buses in some packages, with two or four  $\overline{CE}$  signals. If the device supports two independent data buses, then  $\overline{CE}1$  and  $\overline{CE}3$  (if connected) shall use the second data bus.  $\overline{CE}0$  and  $\overline{CE}2$  shall always use the first data bus pins. Note that all  $\overline{CE}s$  may use the first data bus and the first set of control signals ( $\overline{RE}0$ , CLE0, ALE0,  $\overline{WE}0$ , and  $\overline{WP}0$ ) if the device does not support independent data buses. Table 4 defines the control signal to  $\overline{CE}$  signal mapping when there are two independent x8 data buses.

Table 4 Dual Channel(x8) Data Bus Signal to  $\overline{\sf CE}$  mapping

Signal Name	CE
R/B0	CE0
R/B1	CE1
R/B2	CE2
R/B3	CE3
RE0 / RE0	CE0, CE2
RE1 / RE1	CE1, CE3
CLE0	CE0, CE2
CLE1	CE1, CE3
ALE0	CE0, CE2
ALE1	CE1, CE3
WE0	CE0, CE2
WE1	CE1, CE3
WP0	CE0, CE2
WP1	CE1, CE3
DQS0 / DQS0	CE0, CE2
DQS1 / DQS1	CE1, CE3

#### NOTE:

Implementations may tie the data lines and control signals ( $\overline{RE}$ , CLE, ALE,  $\overline{WE}$ ,  $\overline{WP}$ , and DQS) together for the two independent 8-bit data buses externally to the device.

# 2.5. Absolute Maximum Rating

Stresses greater than those listing in Table 5 may cause permanent damage to the device. This is a stress rating only. Operation beyond the operating conditions specified in Table 6 is not recommended. Extended exposure beyond these conditions may affect device reliability.

Table 5 Absolute Maximum Rating

Parameter	Symbol		Rating	Unit	
	Vcc		-0.6 to +4.6		
	VccQ		-0.6 to +4.6		
	VIN	VccQ(3.3V)	-0.6 to +4.6		
Voltage on any pin relative to VSS	VIIN	VccQ(1.8V)	-0.2 to +2.4	V	
	VI/O	VccQ(3.3V)	-0.6 to +4.6		
		VccQ(1.8V)	-0.2 to +2.4		
	$V_PP$		-0.6 to 16.0		
Soldering Temperature (10 s)	Tsolder		260	°C	
Storage Temperature	Tstg		-40∼+85	°C	

#### NOTE:

 $3.3 V \, VccQ$  is not supported for the case where transfer rate is greater than 100MHz.



# 2.6. Operating Temperature Condition

Table 6 Operating Temperature Condition

Symbol	Parameter	Part Number	Rating	Unit
	Operating Temperature Range for Commercial	TH58TFT0T23BA4K	0~70	
T <sub>OPER</sub>		TH58TFT1T23BA8K	0~70	°C
		TH58TFT2T23BA8J	0~70	

#### NOTE:

- 1) Operating Temperature (T<sub>OPER</sub>) is the case surface temperature on the center/top side of the Flash Memory.
- 2) Operating Temperature Range specifies the temperatures where all Flash Memory specifications will be supported. During operation, the Flash Memory case temperature must be maintained between the range specified in the table under all operating conditions.

# 2.7. Recommended Operating Conditions

Table 7 Recommended Operating Condition

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	2.35	3.3	3.6	V
Ground Voltage	Vss	0	0	0	V
Supply Voltage for 1.8V I/O signaling	VccQ	1.7	1.8	1.95	V
Supply Voltage for 3.3V I/O signaling	VccQ	2.7	3.3	3.6	٧
Ground Voltage for I/O signaling	VssQ	0	0	0	V

VccQ and Vcc may be distinct and unique voltages. If Vcc Supply is less than 2.7V, VccQ supply shall be 1.8V range. The device shall support one of the following VccQ/Vcc combinations,

$$Vcc = 3.3V$$
,  $VccQ = 3.3V$ 

$$Vcc = 3.3V$$
,  $VccQ = 1.8V$ 

All parameters, timing modes and other characteristics are related to the supported voltage combination.

# 2.8. AC Overshoot/Undershoot Requirements

The device may have AC overshoot or undershoot from VccQ and VssQ levels. Table 8 defines the maximum values that the AC overshoot or undershoot may attain. These values apply for both 3.3V and 1.8V VccQ levels.

Table 8 AC Overshoot/Undershoot Specification

	Maximum Value							
Parameter	~50MHz	51~	67~	84~	101~	134~	167~	Unit
	**501VII 12	66MHz	83MHz	100MHz	133MHz	166MHz	200MHz	
Max. peak amplitude allowed for overshoot area	1	1	1	1	1	1	1	V
Max. peak amplitude allowed for undershoot area	1	1	1	1	1	1	1	V
Max. overshoot area above VccQ	3	2.25	1.8	1.5	1.13	0.9	0.75	V-ns
Max. undershoot area above Vss	3	2.25	1.8	1.5	1.13	0.9	0.75	V-ns

#### NOTE:

This specification is intended for devices with no clamp protection and is guaranteed by design.




Figure 6. Overshoot/Undershoot Diagram



# 2.9. DC Operating Characteristics

Table 9 DC & Operating Characteristics for VccQ=3.3V

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Read Operation Current	I <sub>CC1</sub>	-	-	i	50	
Program Operation Current	I <sub>CC2</sub>	-	-	·	50	
Erase Operation Current	I <sub>CC3</sub>	-	-	-	50	
DQ Burst Read Current for Vcc	I <sub>CC4R</sub>	$t_{RC}$ = $t_{RC}$ (min.) Half data switching	-	-	80	mA
DQ Burst Write Current for Vcc	I <sub>CC4W</sub>	$t_{DSC} = t_{DSC}$ (min.) Half data switching	-	-	80	IIIA
DQ Burst Write Current for VccQ	I <sub>CCQ4W</sub>	$t_{DSC} = t_{DSC}$ (min.) Half data switching w/o ODT	-	1	10	
Bus Idle Current	I <sub>CC5</sub>	•	-	-	10	
Stand-by Current(CMOS)	I <sub>SB</sub>	CE=VccQ-0.2, WP=0V/VccQ	-	i	NOTE 5)	
Input Leakage Current	ILI	V <sub>IN</sub> =0 to VccQ(max.)	-	i	±10	μΑ
Output Leakage Current	I <sub>LO</sub>	V <sub>OUT</sub> =0 to VccQ(max.)	-	-	NOTE 7)	
V <sub>PP</sub> Current	$I_{PP}$	V <sub>PP</sub> is enabled	-	i	5	mA
AC Input High Voltage	V <sub>IH</sub> (AC)	-	0.8 xVccQ	i	NOTE 8)	
DC Input High Voltage	V <sub>IH</sub> (DC)	-	0.7 xVccQ	i	VccQ+0.3	
AC Input Low Voltage	V <sub>IL</sub> (AC)	-	NOTE 8)	•	0.2 xVccQ	
DC Input Low Voltage	V <sub>IL</sub> (DC)	-	-0.3	-	0.3 xVccQ	
AC Input High Voltage (Small Swing1)	V <sub>IH</sub> (AC)	-	V <sub>REF</sub> + 0.30	•	NOTE 8)	
DC Input High Voltage (Small Swing1)	V <sub>IH</sub> (DC)	-	V <sub>REF</sub> + 0.15	ē	VccQ+0.30	
AC Input Low Voltage (Small Swing1)	V <sub>IL</sub> (AC)	-	NOTE 8)	-	V <sub>REF</sub> - 0.30	
DC Input Low Voltage (Small Swing1)	V <sub>IL</sub> (DC)	-	-0.3	•	V <sub>REF</sub> - 0.15	V
AC Input High Voltage (Small Swing2)	V <sub>IH</sub> (AC)	-	VccQ/2+0.30	-	NOTE 8)	V
DC Input High Voltage (Small Swing2)	V <sub>IH</sub> (DC)	-	VccQ/2+0.15	-	VccQ+0.30	
AC Input Low Voltage (Small Swing2)	V <sub>IL</sub> (AC)	-	NOTE 8)	-	VccQ/2-0.30	
DC Input Low Voltage (Small Swing2)	V <sub>IL</sub> (DC)	-	-0.3	ē	VccQ/2-0.15	
Output High Voltage Level	$V_{OH}$	I <sub>OH</sub> = -400μA	2.4	•	-	
Output Low Voltage Level	$V_{OL}$	I <sub>OL</sub> = 2.1mA	-	-	0.4	
Reference Voltage	$V_{REF}$	-	0.49 xVccQ	0.50 xVccQ	0.51 xVccQ	
External V <sub>PP</sub>	$V_{PP}$	-	10.8	12	13.2	
Output Low Current(R/B)	I <sub>OL</sub> (R/B)	V <sub>OL</sub> =0.4V	8	10	-	mA

#### NOTE: The values in this table are subject to change.

- 1) Typical value is measured at Vcc=3.3V,  $T_{\rm OPER}\!=\!25^{\circ}{\rm C}$  Not 100% tested.
- 2)  $V_{OH}$  and  $V_{OL}$  should be available on these two conditions; Output Strength is nominal and VccQ=3.3V, Rpd/Rpu are all VccQx0.5. If the drive strength settings are supported, Table 13 shall be used to derive the output driver impedance values.
- 3)  $I_{CC1,2}$  are without data cache.
- 4)  $I_{CC1/2/3}$ ,  $I_{CC4R}$ ,  $I_{CC4W}$ ,  $I_{CCQ4W}$ ,  $I_{CC5}$  and  $I_{PP}$  are the value of one active logical unit.
- 5)  $TH58TFT0T23BA4K = 150\mu A$ ,  $TH58TFT1T23BA8K = 200\mu A$ ,  $TH58TFT2T23BA8J = 400\mu A$ .
- 6) DQ, DQS, DQS, RE and RE apply ILO characteristic. Other pins apply ILI characteristic.
- 7)  $TH58TFT0T23BA4K = \pm 10\mu A$ ,  $TH58TFT1T23BA8K = \pm 20\mu A$ ,  $TH58TFT2T23BA8J = \pm 40\mu A$ .
- 8) Refer to AC Overshoot and Undershoot requirements.
- 9) Small Swing 1 is defined as the small amplitude with utilizing reference voltage signal ( $V_{REF}$ ). Small Swing 1 characteristics above shall be applied to DQ, DQS,  $\overline{DQS}$ ,  $\overline{RE}$  and RE.
- 10) Small Swing 2 is defined as the small amplitude with utilizing differential signaling. Small Swing 2 characteristics above shall be applied to each individual component of a differential signal.
- 11) VREF in the above table is the linear average of VREF(t) over a long period of time (e.g. 1sec.). VREF(t) may temporarily deviate from VREF by no more than +/- 1% VccQ, while the average shall meet the min./max. requirements in above table.

Table 10 DC & Operating Characteristics for VccQ=1.8V

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Read Operation Current	I <sub>CC1</sub>	-	=	-	50	
Program Operation Current	I <sub>CC2</sub>	-	-	-	50	
Erase Operation Current	I <sub>CC3</sub>	-	-	1	50	
DQ Burst Read Current for Vcc	I <sub>CC4R</sub>	$t_{RC} = t_{RC}$ (min.) Half data switching	=	ı	80	mA
DQ Burst Write Current for Vcc	I <sub>CC4W</sub>	$t_{DSC} = t_{DSC}$ (min.) Half data switching	-	-	80	
DQ Burst Write Current for VccQ	I <sub>CCQ4W</sub>	$t_{DSC} = t_{DSC}$ (min.) Half data switching w/o ODT	-	-	10	
Bus Idle Current	I <sub>CC5</sub>	-	-	-	10	
Stand-by Current(CMOS)	$I_{SB}$	CE=VccQ-0.2, WP=0V/VccQ	-	-	NOTE 5)	
Input Leakage Current	ILI	V <sub>IN</sub> =0 to VccQ(max.)	-	ı	±10	μΑ
Output Leakage Current	$I_{LO}$	V <sub>OUT</sub> =0 to VccQ(max.)	-	-	NOTE 7)	
V <sub>PP</sub> Current	I <sub>PP</sub>	V <sub>PP</sub> is enabled	-	-	5	mA
AC Input High Voltage	V <sub>IH</sub> (AC)	-	0.8 xVccQ	1	NOTE 8)	
DC Input High Voltage	V <sub>IH</sub> (DC)	-	0.7 xVccQ	1	VccQ+0.30	
AC Input Low Voltage	V <sub>IL</sub> (AC)	-	NOTE 8)	-	0.2 xVccQ	
DC Input Low Voltage	V <sub>IL</sub> (DC)	-	-0.3	1	0.3 xVccQ	
AC Input High Voltage (Small Swing1)	V <sub>IH</sub> (AC)	-	V <sub>REF</sub> + 0.30	-	NOTE 8)	
DC Input High Voltage (Small Swing1)	V <sub>IH</sub> (DC)	-	V <sub>REF</sub> + 0.15	-	VccQ+0.30	
AC Input Low Voltage (Small Swing1)	V <sub>IL</sub> (AC)	-	NOTE 8)	-	V <sub>REF</sub> - 0.30	
DC Input Low Voltage (Small Swing1)	V <sub>IL</sub> (DC)	-	-0.3	1	V <sub>REF</sub> - 0.15	V
AC Input High Voltage (Small Swing2)	V <sub>IH</sub> (AC)	-	VccQ/2+0.30	-	NOTE 8)	V
DC Input High Voltage (Small Swing2)	V <sub>IH</sub> (DC)	-	VccQ/2+0.15	-	VccQ+0.30	
AC Input Low Voltage (Small Swing2)	V <sub>IL</sub> (AC)	-	NOTE 8)	-	VccQ/2-0.30	
DC Input Low Voltage (Small Swing2)	V <sub>IL</sub> (DC)	-	-0.3	-	VccQ/2-0.15	
Output High Voltage Level	$V_{OH}$	I <sub>OH</sub> =-100μA	VccQ-0.10	-	-	
Output Low Voltage Level	$V_{OL}$	I <sub>OL</sub> = 100μ A	-	-	0.1	
Reference Voltage	$V_{REF}$	-	0.49 xVccQ	0.50 xVccQ	0.51 xVccQ	
External V <sub>PP</sub>	$V_{PP}$	-	10.8	12	13.2	
Output Low Current(R/B)	$I_{OL}(R/\overline{B})$	V <sub>OL</sub> =0.2V	3	4	-	mΑ

## NOTE: The values in this table are subject to change.

- 1) Typical value is measured at Vcc=3.3V, VccQ=1.8V,  $T_{OPER}$ =25°C. Not 100% tested.
- 2)  $V_{OH}$  and  $V_{OL}$  should be available on these two conditions; Output Strength is nominal and VccQ=1.8V, Rpd/Rpu are all VccQx0.5. If the drive strength settings are supported, Table 13 shall be used to derive the output driver impedance values.
- 3)  $I_{CC1,2}$  are without data cache.
- 4)  $I_{CC1/2/3}$ ,  $I_{CC4R}$ ,  $I_{CC4W}$ ,  $I_{CCQ4W}$ ,  $I_{CC5}$  and  $I_{PP}$  are the value of one active logical unit.
- 5)  $TH58TFT0T23BA4K = 150\mu A$ ,  $TH58TFT1T23BA8K = 200\mu A$ ,  $TH58TFT2T23BA8J = 400\mu A$ .
- 6) DQ, DQS, DQS, RE and RE apply ILO characteristic. Other pins apply ILI characteristic.
- 7)  $TH58TFT0T23BA4K = \pm 10\mu A$ ,  $TH58TFT1T23BA8K = \pm 20\mu A$ ,  $TH58TFT2T23BA8J = \pm 40\mu A$ .
- 8) Refer to AC Overshoot and Undershoot requirements.
- 9) Small Swing 1 is defined as the small amplitude with utilizing reference voltage signal ( $V_{REF}$ ). Small Swing 1 characteristics above shall be applied to DQ, DQS,  $\overline{DQS}$ ,  $\overline{RE}$  and RE.
- 10) Small Swing 2 is defined as the small amplitude with utilizing differential signaling. Small Swing 2 characteristics above shall be applied to each individual component of a differential signal.
- 11)  $V_{REF}$  in the above table is the linear average of  $V_{REF}(t)$  over a long period of time (e.g. 1sec.).  $V_{REF}(t)$  may temporarily deviate from  $V_{REF}$  by no more than +/- 1%  $V_{CCQ}$ , while the average shall meet the min./max. requirements in above table.



# 2.10. Differential Input AC Characteristics

The differential AC input characteristics are described in Figure 7  $V_{TR}$  is the "true" input signal and  $V_{CP}$  is the "complementary" input signal.  $V_{IX}$  (AC) indicates the voltage at which differential input signals shall cross. The typical value of  $V_{IX}$  (AC) is expected to be about  $V_{CC}Q/2$ .  $V_{IX}$  (AC) is expected to track variations in  $V_{CC}Q/2$ .  $V_{IX}$  (AC) shall meet the requirements in Table 11.

Note that each individual component of a differential signal shall meet the operating conditions such as  $V_{IH}$  (AC) /  $V_{IL}$  (AC) specified in Table 9 and Table 10.




Figure 7. Differential Input Signal

Table 11 AC Characteristics for Differential Input Signal

Parameter	Symbol	Min.	Max.	Unit
AC differential cross point voltage	V <sub>IX</sub> (AC)	VccQ/2 - 0.175	VccQ/2 + 0.175	V

# 2.11. Input/Output Capacitance (Toper =25°C, f=1MHz, VccQ=1.8V)

Table 12 Input/ Output capacitance

Item	Cumbal	Test		Max.		Lloit				
item	Symbol	Condition TH58TFT0T23BA4K TH58TFT1T23BA8K TH58TFT2T23BA8J	Unit							
DQ, DQS, $\overline{DQS}$ , $\overline{RE}$ and $\overline{RE}$	$C_{DQ}$	V <sub>IN</sub> =0V	5.5	8.5	13.5	pF				
ALE, CLE, $\overline{\text{WE}}$ and $\overline{\text{WP}}$	$C_{IN}$	V <sub>IN</sub> =0V	5.5	7	10.5	pF				
CE	C <sub>OTHER</sub>	V <sub>IN</sub> =0V	5	5	7	pF				

- 1) Capacitance is periodically sampled and not 100% tested.
- 2) The capacitance is measured at a package level



# 2.12. DQ Driver Strength

The device may be configured with multiple driver strengths with 'SET FEATURE' command. There are Underdrive, Nominal, Overdrive 1 options. The Toggle DDR supports all three driver strength settings. Devices that support driver strength settings shall comply with the output driver requirements in this section. A device is only required to meet driver strength values for either 3.3 V VccQ or 1.8 V VccQ, and is not required to meet driver strength values for both 3.3 V VccQ and 1.8 V VccQ.

Table 13 DQ Drive Strength Settings

Setting	Driver Strength	VccQ
Overdrive 1	1.4x = 25 Ohms	
Nominal	1.0x = 35 Ohms	3.3 V
Underdrive	0.7x = 50 Ohms	
Overdrive 1	1.4x = 25 Ohms	
Nominal	1.0x = 35 Ohms	1.8 V
Underdrive	0.7x = 50 Ohms	

The impedance values corresponding to several different VccQ values are defined in Table 15 for 3.3V and 1.8V VccQ. The test conditions that shall be used to verify the impedance values are specified in Table 14. The terms  $T_{OPER}(Min.)$  and  $T_{OPER}(Max.)$  are in reference to the minimum and maximum operating temperature defined for the device.

Table 14 Testing Conditions for Impedance Values

Condition	Temperature	VccQ (3.3V)	VccQ (1.8V)	Process
Minimum Impedance	T <sub>OPER</sub> (Min.) degrees Celsius	3.6 V	1.95 V	Fast - Fast
Nominal Impedance	25 degrees Celsius	3.3 V	1.8 V	Typical
Maximum Impedance	T <sub>OPER</sub> (Max.) degrees Celsius	2.7 V	1.7 V	Slow - Slow

Table 15 Output Drive Strength Impedance Values

Output Strangth	Dad/Day	\/ to \/aa	Mini	mum	Nominal		Maximum		Lloit
Output Strength	Rpd/Rpu	V <sub>OUT</sub> to Vss	VccQ(3.3V)	VccQ(1.8V)	VccQ(3.3V)	VccQ(1.8V)	VccQ(3.3V)	VccQ(1.8V)	Unit
		VccQ x 0.2	8.0	10.5	15.0	19.0	30.0	44.0	ohms
	Rpd	VccQ x 0.5	15.0	13.0	25.0	25.0	45.0	47.0	ohms
Overdrive 1		VccQ x 0.8	20.0	16.0	35.0	32.5	65.0	61.5	ohms
Overdrive1		VccQ x 0.2	20.0	16.0	35.0	32.5	65.0	61.5	ohms
	Rpu	VccQ x 0.5	15.0	13.0	25.0	25.0	45.0	47.0	ohms
		VccQ x 0.8	8.0	10.5	15.0	19.0	30.0	44.0	ohms
		VccQ x 0.2	12.0	15.0	22.0	27.0	40.0	62.5	ohms
	Rpd	VccQ x 0.5	20.0	18.0	35.0	35.0	65.0	66.5	ohms
Nominal		VccQ x 0.8	25.0	22.0	50.0	52.0	100.0	88.0	ohms
Nominai		VccQ x 0.2	25.0	22.0	50.0	52.0	100.0	88.0	ohms
	Rpu	VccQ x 0.5	20.0	18.0	35.0	35.0	65.0	66.5	ohms
		VccQ x 0.8	12.0	15.0	22.0	27.0	40.0	62.5	ohms
		VccQ x 0.2	18.0	21.5	32.0	39.0	55.0	90.0	ohms
	Rpd	VccQ x 0.5	29.0	26.0	50.0	50.0	100.0	95.0	ohms
Underdrive		VccQ x 0.8	40.0	31.5	75.0	66.5	150.0	126.5	ohms
Underdrive		VccQ x 0.2	40.0	31.5	75.0	66.5	150.0	126.5	ohms
	Rpu	VccQ x 0.5	29.0	26.0	50.0	50.0	100.0	95.0	ohms
		VccQ x 0.8	18.0	21.5	32.0	39.0	55.0	90.0	ohms



Table 16 Pull-up and Pull-down Output Impedance Mismatch

Drive Strength	Minimum	Maximum	Unit
Overdrive 1	0.0	8.8	ohms
Nominal	0.0	12.3	ohms
Underdrive	0.0	17.5	ohms

#### NOTE:

- 1) Mismatch is the absolute value between pull-up and pull-down impedances. Both are measured at the same temperature and voltage.
- 2) Test conditions: VccQ = VccQ(min.),  $Vout = VccQ \times 0.5$

# 2.13. Operating condition on transfer rate

The operating condition on the transfer rate is described in Table 17.

Table 17 Operating condition on the transfer rate

Factors	Condit	ions	
Feature	Up to 100 MHz	Over 100 MHz and up to 200 MHz	
Differential signaling	Optional	Required	
Reference voltage (V <sub>REF</sub> )	Optional	Required	
VccQ condition	3.3 V or 1.8 V	1.8 V	
On die termination	Optional	Optional	

#### NOTE:

Toggle 2.0 specific settings are disabled after power-up. The required features shall be enabled by Set Feature command for the transfer rate over 100 MHz.



# 2.14. Input/Output Slew rate

The input slew rate requirements that the device shall comply with are defined in Table 18, Table 19 and Table 20. The output slew rate requirements that the device shall comply with are defined in Table 22. The testing conditions that shall be used to verify the input slew rate and output slew rate are listed in Table 21 and Table 23 respectively.

Table 18 Derating factor (Differential signaling)

ĺ			Up to 1	00MHz		Over 100MHz and up to 200MHz				
	Input slew rate	V <sub>REF</sub> no	ot used	V <sub>REF</sub> used		V <sub>REF</sub> not used		V <sub>REF</sub> used		Unit
		3.3VccQ	1.8VccQ	3.3VccQ	1.8VccQ	3.3VccQ	1.8VccQ	3.3VccQ	1.8VccQ	
	1.0V/ns	0	0	0	0	N/A	N/A	N/A	0	
	0.8V/ns	166	90	50	50	N/A	N/A	N/A	50	ps
	0.6V/ns	442	241	134	134	N/A	N/A	N/A	134	

#### NOTE:

Derating factor listed in this table shall be applied to data setup time (t<sub>DS</sub>) and data hold time (t<sub>DH</sub>) as additional value if the slew rate is less than the minimum value defined in Table 20.

Table 19 Derating factor (Single-ended signaling)

Input slew rate		Up to 1	00MHz		Over 100MHz and up to 200MHz					
	V <sub>REF</sub> no	ot used	d V <sub>REF</sub> used		V <sub>REF</sub> not used		V <sub>REF</sub> used		Unit	
	3.3VccQ	1.8VccQ	3.3VccQ	1.8VccQ	3.3VccQ	1.8VccQ	3.3VccQ	1.8VccQ		
1.0V/ns	0	0	0	0	N/A	N/A	N/A	N/A		
0.8V/ns	332	180	100	100	N/A	N/A	N/A	N/A	ps	
0.6V/ns	884	482	268	268	N/A	N/A	N/A	N/A		

#### NOTE:

Derating factor listed in this table shall be applied to data setup time (t<sub>DS</sub>) and data hold time (t<sub>DH</sub>) as additional value if the slew rate is less than the minimum value defined in Table 20.

Table 20 Input Slew Rate

V0	Minimum slew rate				
VccQ	Up to 100MHz	Over 100MHz and up to 200MHz			
3.3V	1.0V/ns	N/A			
1.8V	1.0V/ns	1.0V/ns			

Table 21 Testing Conditions for Input Slew Rate

Parameter	Value		
Positive Input Transition	V <sub>IL</sub> (DC) to V <sub>IH</sub> (AC)		
Negative Input Transition	$V_{IH}$ (DC) to $V_{IL}$ (AC)		

Table 22 Output Slew Rate Requirements

	VccQ	=3.3V	VccQ=1.8V		11.7	
Parameter	Minimum	Maximum	Minimum	Maximum	Unit	
Overdrive 1	1.5	9.0	0.85	5.0	V/ns	
Nominal	1.2	7.0	0.75	4.0	V/ns	
Underdrive	1.0	5.5	0.60	4.0	V/ns	

- 1) Measured with a test load of 5pF connected to Vss.
- 2) The ratio of pull-up slew rate to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

 $Table\ 23\quad {\it Testing Conditions for Output Slew Rate}$ 

Parameter	Value
V <sub>OL</sub> (DC)	0.3 * VccQ
V <sub>OH</sub> (DC)	0.7 * VccQ
V <sub>OL</sub> (AC)	0.2 * VccQ
V <sub>OH</sub> (AC)	0.8 * VccQ
Positive Output Transition	V <sub>OL</sub> (DC) to V <sub>OH</sub> (AC)
Negative Output Transition	V <sub>OH</sub> (DC) to V <sub>OL</sub> (AC)
t <sub>RISE</sub> <sup>(1)</sup>	Time during Rising Edge from V <sub>OL</sub> (DC) to V <sub>OH</sub> (AC)
t <sub>FALL</sub> <sup>(1)</sup>	Time during Falling Edge from V <sub>OH</sub> (DC) to V <sub>OL</sub> (AC)
Output Slew Rate Rising Edge	(V <sub>OH</sub> (AC) — V <sub>OL</sub> (DC)) / t <sub>RISE</sub>
Output Slew Rate Falling Edge	$(V_{OH} (DC) - V_{OL} (AC)) / t_{FALL}$
Output Load	50 Ohms to Vtt (Vtt=0.5*VccQ)

- 1) Refer to Figure 8.
- 2) Output slew rate is verified by design and characterization. It may not be subject to production test.
- 3) The minimum slew rate is the minimum of the rising edge and the falling edge slew rate. The maximum slew rate is the maximum of the rising edge and the falling edge slew rate.



Figure 8.  $t_{\mbox{\scriptsize RISE}}$  and  $t_{\mbox{\scriptsize FALL}}$  Definition for Output Slew Rate

# 2.15. High Speed Toggle DDR with ODT

# 2.15.1. ODT (On die termination)

On Die Termination (ODT) is a feature that allows a Flash Memory device to turn on/off termination resistance of each DQ and DQS /  $\overline{DQS}$  for Data Input and RE /  $\overline{RE}$  for Data Output. The ODT feature is designed to improve signal integrity of the memory channel by allowing the Flash Memory controller to independently turn on/off termination resistance for a selected target.

# 2.15.2. ODT setting

ODT setting is configured by 'SET FEATURE' operation. Refer to 5.2.6 for the further information. Figure 9 defines an ODT setting sequence.




Figure 9. ODT setting through 'SET FEATURE'

# 2.15.3. ODT behavior during Read operation

ODT is enabled within Read pre-amble period after  $\overline{RE}$  falling, and disabled on  $\overline{CE}$  rising or one of CLE and ALE rising while  $\overline{CE}$  is low. Figure 10 defines ODT enable/disable behavior and timings during data output.




Figure 10. ODT setting through 'SET FEATURE'

# 2.15.4. ODT behavior during Write operation

ODT is enabled within Write pre-amble period while ALE, CLE and DQS is low and disabled on  $\overline{\text{CE}}$  rising or one of CLE and ALE rising while  $\overline{\text{CE}}$  is low. Figure 11 defines ODT enable/disable behavior and timings during data input.




Figure 11. ODT enable/disable during Write

# 2.15.5. Functional Representation of ODT




Figure 12. Functional Representation of ODT

# 2.16. R/B and SR[6] Relationship


 $R/\overline{B}$  represents the status of the selected target.  $R/\overline{B}$  goes busy when one or more of its die (LUNs) are busy.  $R/\overline{B}$  goes ready when all of its die (LUNs) are ready.

# 2.17. Write Protect

When  $\overline{WP}$  is active low, Flash array is blocked from any program and erase operations. This signal <u>shall</u> only be transitioned when a target is idle. The host shall be allowed to issue a new command after tww once  $\overline{WP}$  is active low. Figure 13 describes the tww timing requirement, shown with the start of a Program command. And Figure 14 shows with the start of a Erase command.

Note that following requirements shall be applied to the other Programming and Erase sequences, e.g. Program Operation with Random Data Input, Multi Plane Full Sequence Program Operation, Multi Block Erase Operation and etc.

#### **Enable Programming**



# Disable Programing





Figure 13. Write Protect timing requirements of the Program operation

## **Enable Erase**



## Disable Erase




Figure 14. Write Protect timing requirements of the Erase operation

#### **MEMORY ORGANIZATION**

A device contains one or more targets. A target is controlled by one CE signal. A target is organized into one or more logical units (LUNs).

A logical unit (LUN) is the minimum unit that can independently execute commands and report status. Specifically, separate LUNs may operate on arbitrary command sequences in parallel. For example, it is permissible to start a program operation on LUN 0 and then prior to the operation's completion to start a Read command on LUN 1. A LUN contains at least one page register and a Flash array. The number of page registers is dependent on the number of plane operations supported for the LUN. The Flash array contains a number of blocks.

A block is the smallest erasable unit of data within the Flash array of a LUN. A block contains a number of WLs and pages. A WL is the smallest addressable unit for Program operation. A page is the smallest addressable unit for Read operation. A WL contains 3 pages.

Each LUN shall have at least one page register. A page register is used for the temporary storage of data before it is moved to a page within the Flash array or after it is moved from a page within the Flash array.

The byte location within the page register is referred to as the column.

There are several mechanisms to achieve parallelism within this architecture. There may be multiple commands outstanding to different LUNs at the same time. To get further parallelism within a LUN, plane addressing may be used to execute additional dependent operations in parallel. Additionally, parallel page operations within a plane may be used if its functionality is supported by the device. Each of above operations shall be executed in accordance with the requirements dependent on the memory organization of the device.




Figure 15. Target Organization



# 3.1. Addressing

There are two address types used: the column address and the row address. The column address is used to access bytes within a page, i.e. the column address is the byte offset into the page. The least significant bit of the column address shall always be zero for a DDR interface, i.e. an even number of bytes is always transferred. The row address is used to address WLs, blocks, and LUNs. When both the column and row addresses are required to be issued, the column address is always issued first in one or more 8-bit address cycles. The row addresses follow in one or more 8-bit address cycles. There are some functions that may require only row addresses, such as Block Erase. In this case, the column addresses are not issued. For both column and row addresses, the first address cycle always contains the least significant address bits and the last address cycle always contains the most significant address bits. If there are bits in the most significant cycles of the column and row addresses that are not used then they are required to be cleared to zero. The row address structure is shown in Figure 16 with the least significant row address bit to the right and the most significant row address bit to the left.




Figure 16. Row Address Layout

The WL address is set by the least significant row address bits, and the LUN address is set by the most significant row address bit(s). The block address is between a page address and a LUN address. A host shall not access an address of a page or block beyond maximum page address or block address. The addressing of this device is shown in Table 24.

Table 24 The addressing of this device.

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
First cycle (Column address 1)	C1-7	C1-6	C1-5	C1-4	C1-3	C1-2	C1-1	C1-0
Second cycle (Column address 2)	L	C2-6	C2-5	C2-4	C2-3	C2-2	C2-1	C2-0
Third cycle (Row address 1)	R1-7	R1-6	R1-5	R1-4	R1-3	R1-2	R1-1	R1-0
Fourth cycle (Row address 2)	R2-7	R2-6	R2-5	R2-4	R2-3	R2-2	R2-1	R2-0
Fifth cycle (Row address 3)	L	L	R3-5	R3-4	R3-3	R3-2	R3-1	R3-0

R1-0 to R1-7: WL address R2-0 to R3-4: Block address R3-5: LUN address (Note)

- 1) The least significant bit of Block address is also regarded as Plane Address bit. Refer to 3.1.1.
- 2) If the target of the device has only one LUN, no LUN Address bit is assigned.
- 3) LUN address in the above table is only for the device having multiple LUNs per a target. The LUN address is L for the device having single LUN per a target.



# 3.1.1. Plane Addressing

The plane address comprises the lowest order bits of the block address as shown in Figure 17. The plane address is used when performing a multi-plane operation on a particular LUN. Regarding the restriction of address setting sequences for multi-plane operation, refer to section 5.3.2.




Figure 17. Position of Plane Address

# 3.1.2. Extended Blocks Arrangement

The device has 226 extended blocks per plane (Extended Blocks) to increase valid blocks. Extended Blocks can be accessed by the following addressing.

Table 25 Extended Blocks Arrangement for LUN #N

Row Address	Block Assignment	
(Nx200000h) + 000000h	Block (Nx8192)+0( Plane 0 )	
(Nx200000h) + 000100h	Block (Nx8192)+1( Plane 1 )	
(Nx200000h) + 000200h	Block (Nx8192)+2( Plane 0 )	
(Nx200000h) + 000300h	Block (Nx8192)+3( Plane 1 )	LUN #(0+N)
(Nx200000h) + 000400h	Block (Nx8192)+4( Plane 0 )	Main Blocks
(Nx200000h) + 000500h	Block (Nx8192)+5( Plane 1 )	( 5464blocks )
(Nx200000h) + 155600h	Block (Nx8192)+5462( Plane 0 )	
(Nx200000h) + 155700h	Block (Nx8192)+5463( Plane 1 )	
(Nx200000h) + 155800h	Block (Nx8192)+5464( Plane 0 )	111N1 "/O NN
(Nx200000h) + 155900h	Block (Nx8192)+5465( Plane 1 )	LUN #(0+N)
ı		Extended
(Nx200000h) + 171A00h	Block (Nx8192)+5914( Plane 0 )	Blocks
(Nx200000h) + 171B00h	Block (Nx8192)+5915( Plane 1 )	( 226x2 blocks )
(Nx200000h) + 171C00h – (Nx200000h) + 1FFFFFh	Address Gap	

- 1) Table 25 is only for the device having multiple LUNs per a target and shall be ignored for the device having single LUN per a target.
- 2) N=0 to 1(Up to LUN number per a target)

# 3.2. Factory Defect Mapping

The Flash array is not presumed to be pristine, and a number of defects that makes the blocks unusable may be present. Invalid blocks shall be sorted out from normal blocks by software.

# 3.2.1. Device Requirements

If a block is defective, the manufacturer shall mark the block as defective by setting the Defective Block Marking, as shown in Figure 18, of the first LSB page or the last MSB page of the defective block to a value of non-FFh. The Defective Block Marking is located on the first byte of user data area or the first byte of spare data area in the pages within a block.




Figure 18. Area marked in the first LSB page or the last MSB page of block indicating defect

# 3.2.2. Host Requirements

The host shall not erase or program blocks marked as defective by the manufacturer, and any attempt to do so yields indeterminate results.

Figure 19 outlines the flow chart how to create an initial invalid block table. It should be performed by the host to create the initial bad block table prior to performing any erase or programming operations on the target. All pages in non-defective blocks are erased as the majority of bits being read as FFh. A defective block is indicated by the majority of bits being read as 00h in the Defective Block Marking location of either the first LSB page or the last MSB page of the block. The host shall check the Defective Block Marking location of boththe first LSB page and the last MSB page of each block to verify the block is valid prior to any erase or program operations on that block. When Host encounters the data neither FFh nor 00h, Host should select either FFh or 00h which has closer Hamming distance to the data.

#### NOTE:

Over the lifetime use of a Flash Memory device, the Defective Block Marking of defective blocks may encounter read disturbs that cause bit changes. The initial defect marks by the manufacturer may change value over the lifetime of the device, and are expected to be read by the host and used to create a bad block table during initial use of the part.




Figure 19. Flow chart to create initial invalid block table

#### NOTE:

1) The location for the initial invalid block may vary depending on vendors.

# **FUNCTION DESCRIPTION**

# 4.1. Discovery and Initialization

## 4.1.1. Power-on/off sequence

Power-on/off sequences are necessary to follow the timing sequence shown in the figure below. The device internal initialization starts with FFh command after the power supply reaches an appropriate level and wait 100us. During the initialization, the device RY/BY signal indicates the Busy state and the device consumes power-on initialize current which is defined on DC characteristics table. The acceptable command is 70h during this period. The WP signal is useful for protecting against data corruption at power-on/off.

During Power off sequence, when Vcc level is less than 2.15V, Vcc must set below 0.5V and stay 1ms at least.




Figure 20. Initialization Timing

- During the initialization, the device consumes a maximum current of Icc1.
- The  $R/\overline{B}$  signal becomes valid after 100us since Vcc reaches 2.35V and VccQ reaches 2.7V (1.7V for 1.8V VccQ).



#### 4.1.2. VPP Initialization

To enable VPP, following conditions shall be satisfied:

- Vcc must be successfully ramped prior to the start of ramping VPP.
- V<sub>PP</sub> shall be ramped to meet its valid range prior to issuing the SET FEATURES (EFh) command to enable the V<sub>PP</sub> functionality. The valid range is specified in Table 9 and Table 10.
- The SET FEATURES (EFh) command shall be issued after the device is successfully powered-on.
- Once VPP is enabled, VPP shall be maintained to keep the valid range.

Regarding power-down when VPP is enabled, following conditions shall be satisfied:

- VPP must go down to 0V before Vcc ramping down.
- The device shall not be turned to power-down during busy period.

### 4.1.3. Single Channel Discovery

Host shall set to 'Low' the CE which is to enable the target if connected, while all other CE are set to 'High'. Host shall then issue the Reset command (FFh) to the target. Following the reset, the host should then issue the Read ID command to the target. If the Host read out 6 cycles data by the Read ID command with address 00h, then the corresponding target is connected. If the ID values are not returned or any error is encountered within the sequence, then the corresponding target may not be connected properly and no further use of the target shall be done.

## 4.1.4. Dual Channel Discovery

If there are dual channel in a package, host should issue the Reset command (FFh) to both channels to initialize all LUNs. Note that the relationships are described between several  $\overline{CE}$  and dual channels. See the Table 4 for further information.

The sequence of initialization is the same as the sequence for single channel discovery. Host shall set to 'Low' the CE which is to enable the target if connected, while all other  $\overline{\text{CE}}$  are set to 'High'. Host shall then issue the Reset command (FFh) to the target. Following the reset, the host should then issue a Read ID command to the target. If the Host read out 6 cycles data by the Read ID command with address 00h, then the corresponding target is connected. If the ID values are not returned or any error is encountered within the sequence, then the corresponding target may not be connected properly and no further use of the target shall be done.



#### 4.2. Mode Selection

 $\frac{\text{Table 26 describes the bus state for the Toggle DDR. Command and } \frac{\text{address}}{\text{WE}} \text{ are all written through DQ's by bringing } \frac{\text{WE}}{\text{WE}} \text{ to low while } \frac{\text{CE}}{\text{CE}} \text{ is low. Those are latched on the rising edge of } \frac{\text{WE}}{\text{WE}}. \text{Command Latch Enable (CLE) and Address Latch Enable (ALE)} \text{ are used to multiplex command and address respectively, via the DQ pins. Host reads or writes data to the device using DQS signal. And data are latched on both falling and rising edges of DQS on data input.}$ 

Table 26 Mode Selection

CLE	ALE	CE	WE	RE	DQS	WP	Mode			
Н	L	L	F	Н	X <sup>(2)</sup>	Х	Read Mode	Command Input		
L	Н	L	F	Н	Χ	Х		Address Input(5 cycles)		
Н	L	L	□厂	Н	Χ	Н	Write Mode	Command Input		
L	Н	L	□厂	Н	Χ	Н		Address Input(5 cycles)		
L	L	L	Н	Н	4	Н	Data Input			
L	L	L	Н	7	4	Х	Data Output			
Χ	Χ	Χ	Χ	Н	Χ	Х	During Read(I	Busy)		
Χ	Χ	Χ	Χ	Χ	Χ	Н	During Progra	ım(Busy)		
Χ	Χ	Χ	Χ	Χ	Χ	Н	During Erase(			
Χ	Χ	Χ	Χ	Χ	Χ	L	Write Protect	Write Protect		
Χ	Χ	Н	Χ	Χ	Χ	H/L <sup>(3)</sup>	Stand-by			
L	L	L	Н	Н	H/L	Н	Bus Idle			

- 1) H indicates VIH, and L indicates VIL.
- 2) X can be  $V_{IL}$  or  $V_{IH}$ .
- 3) WP should be biased to CMOS high or CMOS low for standby.
- 4) WP shall be kept high if the sequence including 60h command is performed as specified in the relevant sections.



## 4.3. General Timing

## 4.3.1. Command Latch Cycle




Figure 21. Command Latch Cycle Timing

#### NOTE:

Command Information is latched by  $\overline{WE}$  going 'High', when  $\overline{CE}$  is 'Low', CLE is 'High', and ALE is 'Low'.

## 4.3.2. Address Latch Cycle




Figure 22. Address Latch Cycle Timing

#### NOTE:

Address Information is latched by  $\overline{WE}$  going 'High', when  $\overline{CE}$  is 'Low', CLE is 'Low', and ALE is 'High'.



## 4.3.3. Basic Data Input Timing




Figure 23. Basic Data Input Timing

- 1) DQS,  $\overline{DQS}$  and Data input buffers are turned-on when  $\overline{CE}$  and DQS goes 'Low' and Data inputs begin with DQS,  $\overline{DQS}$  toggling simultaneously.
- 2) ALE and CLE should not toggle during twpre period regardless of tcals.
- 3) DQS and Data input buffers are turned-off if either CLE or CE goes 'High'.
- 4) The least significant bit of the column address shall always be zero.
- 5) DQS shall be set to High before 80h command data-input condition is set.
- 6) DQS shall be set to High or Low before these commands(85h,10h or 15h) are input.



## 4.3.4. Basic Data Output Timing




Figure 24. Basic Data Output Timing

- 1)  $\overline{DQS}, \overline{DQS}$  and  $\overline{DQ}$  drivers are turned-on when  $\overline{CE}$  and  $\overline{RE}$  goes Low for data out operation.
- 2) ALE and CLE should not toggle during trpre period regardless of tCALS.
- 3) DQS and DQ drivers turn from valid to high-z if either CLE or  $\overline{\text{CE}}$  goes high.
- 4) The least significant bit of the column address shall always be zero.



## 4.3.5. Bus Driving




Figure 25. Bus Driving Timing

### 4.3.6. Read ID Operation




Figure 26. Read ID Operation Timing

- 1) Even though toggle-mode Flash Memory uses both low- and high-going edges of DQS for reads, READ ID operation repeats each data byte twice, so that READ ID timing becomes identical to that conventional Flash Memory
- 2) DQS and DQ drivers turn from valid to high-z when  $\overline{\text{CE}}$  or CLE goes high.
- 3) Address 00h is for Toshiba conventional Flash Memory and 40h is for new JEDEC ID information.

## 4.3.7. Status Read Cycle




Figure 27. Status Read Cycle Timing

#### NOTE:

- 1) It is required that "Status read" outputs are read by using low- or high-going edges of DQS, although the output would repeat same value if the device internal status doesn't change.
- 2) DQS and Data out buffers turn from valid value to high-z when  $\overline{\text{CE}}$  or  $\overline{\text{CLE}}$  goes high.
- 3)  $\overline{\text{RE}}$ can toggle more than once.
- 4) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure. tWHR is defined by /WE High to /RE Low after row address setting.

Status read cycle before toggle mode setting at power up sequence is below.




Figure 28. Status Read Cycle Timing before toggle mode setting at power up sequence.

## 4.3.8. Set Feature




Figure 29. Set Feature Timing.

#### NOTE:

After Set Feature command is issued,  $\overline{\text{CE}}$  shall be kept Low until the device becomes busy state.

#### 4.3.9. Get Feature




Figure 30. Get Feature Timing.

## 4.3.10. Page Read Operation




Figure 31. Page Read Operation Timing.







Figure 32. Read Hold Operation with  $\overline{\text{CE}}$  high



# 4.3.11. Full Sequence Program Operation








Figure 33. Full Sequence Program Operation Timing.

- 1) No address to distinguish LSB/CSB/MSB is assigned. Instead, page select command shall be issued just before 80h. 01h; LSB page, 02h; CSB page, 03h; MSB page.
- 2) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure.
- 3) DQS shall be set to High before data-input.

## 4.3.12. Full Sequence Program Operation with Random Data Input








Figure 34. Full Sequence Program Operation with Random Data Input Timing



- 1) No address to distinguish LSB/CSB/MSB is assigned. Instead, page select command shall be issued just before 80h. 01h; LSB page, 02h; CSB page, 03h: MSB page.
- 2) Read Status Enhanced command (78h) requires row address setting steps before reading status value although it is omitted in the above figure.
- 3) DQS shall be set to High before data-input.
- 4) DQS shall be maintained to High or Low until data-input of Random Data Input start.



## 4.4. AC Timing Characteristics

## 4.4.1. Timing Parameters Description

Table 27 Toggle DDR Timing Parameters Description

Table 27 Toggle DDR Timing Pa	arameters Description
Parameter	Description
t <sub>R</sub>	Data Transfer from Flash array to Register
t <sub>PROG</sub>	Program Time
t <sub>BERASE</sub>	Erase Time
t <sub>ADL</sub>	Address to Data Loading Time
t <sub>AR</sub>	ALE Low to RE Low
t <sub>CALH</sub>	CLE/ALE Hold Time
t <sub>CALS</sub>	CLE/ALE Setup Time
t <sub>CALS2</sub>	CLE/ALE Setup Time when ODT is enabled
t <sub>CAH</sub>	Command/Address Hold Time
t <sub>CAS</sub>	Command/Address Setup Time
t <sub>CH</sub>	CE Hold Time
t <sub>CDQSH</sub>	DQS Hold Time for data input mode finish
	DQS Setup Time for data input mode start
tous	CE High to Output Hi-Z
t <sub>CHZ</sub>	CLE High to Output Hi-Z
t <sub>CLHZ</sub>	CLE to RE Low
tour	Data Hold Time after CE disable
t <sub>COH</sub>	
t <sub>CR</sub>	CE Low to RE Low
t <sub>CRES</sub>	RE Setup Time before CE Low
t <sub>CS</sub>	CE Setup Time
t <sub>CS2</sub>	CE Setup Time when ODT is enabled
t <sub>CWAW</sub>	Command Write Cycle to Address Write Cycle Time for Random Data Input
t <sub>DH</sub>	Data Hold Time
t <sub>DQSH</sub>	DQS Input High Pulse Width
t <sub>DQSL</sub>	DQS Input Low Pulse Width
t <sub>DQSQ</sub>	Output skew among data output and corresponding DQS
t <sub>DQSRE</sub>	RE to DQS and DQ delay
t <sub>DSC</sub>	Data Strobe Cycle Time
t <sub>DS</sub>	Data Setup Time
t <sub>DVW</sub>	Output data valid window
t <sub>FEAT</sub>	Busy time for Set Feature and Get Feature
t <sub>QH</sub>	Output hold time from DQS
t <sub>QHS</sub>	DQS hold skew factor
t <sub>RC</sub>	Read Cycle Time
t <sub>REH</sub>	RE High pulse width
t <sub>RP</sub>	RE Low pulse width
t <sub>RPP</sub>	RE Low pulse width for Read Status at Power-up sequence
t <sub>RPRE</sub>	Read Preamble
t <sub>RPRE2</sub>	Read Preamble when ODT is enabled
t <sub>RPST</sub>	Read Postamble
trpsth	Read Postamble Hold Time
t <sub>RR</sub>	Ready to RE Low
t <sub>RST</sub>	Device Resetting Time(Read/Program/Erase)
t <sub>WB</sub>	WE High to Busy
twc	Write Cycle Time
	WE High pulse width
t <sub>wh</sub>	WE High to RE Low
t <sub>WHR</sub>	
t <sub>WHR2</sub>	WE High to RE Low for Random data output
t <sub>WP</sub>	WE Low pulse Width
twpre	Write Preamble
t <sub>WPRE2</sub>	Write Preamble when ODT is enabled

**TOSHIBA** 

# Toshiba Memory Confidential

## TH58TFxxT23BAxx

t <sub>WPST</sub>	Write Postamble
t <sub>WPSTH</sub>	Write Postamble Hold Time
t <sub>ww</sub>	WP High/Low to WE low
t <sub>DCBSYW1</sub>	Data Cache Busy Time in Write Cache (following 11h or 32h)
t <sub>DCBSYW2</sub>	Data Cache Busy Time in Write Cache (following 15h)
t <sub>DCBSYW3</sub>	Data Cache Busy Time in Write Cache (following 1Ah)
t <sub>DCBSYR</sub>	Cache Busy in Read Cache



## 4.4.2. Timing Parameters Table

Table 28 AC Timing Characteristics  100Mhz 133Mhz 166Mhz 200Mhz										
Parameter	Symbol	100Mhz			Mhz					Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Address to Data Loading Time	t <sub>ADL</sub>	300	-	300	-	300	-	300	-	ns
ALE Low to RE Low	t <sub>AR</sub>	10	-	10	-	10	-	10	-	ns
CLE/ALE Hold Time	t <sub>CALH</sub>	5	-	5	-	5	-	5	-	ns
CLE/ALE Setup Time	t <sub>CALS</sub>	15	-	15	-	15	-	15	-	ns
CLE/ALE Setup Time when ODT is enabled	t <sub>CALS2</sub>	25	-	25	-	25	-	25	-	ns
Command/Address Hold Time	t <sub>CAH</sub>	5	-	5	-	5	-	5	-	ns
Command/Address Setup Time	t <sub>CAS</sub>	5	-	5	-	5	-	5	-	ns
DQS Hold Time for data input mode finish	t <sub>CDQSH</sub>	100	-	100	-	100	-	100	-	ns
DQS Setup Time for data input mode start	t <sub>CDQSS</sub>	100	-	100	-	100	-	100	-	ns
CE Hold Time	t <sub>CH</sub>	5	-	5	-	5	-	5	-	ns
CE High to Output Hi-Z	t <sub>CHZ</sub>	-	30	-	30	-	30	-	30	ns
CLE High to Output Hi-Z	t <sub>CLHZ</sub>	-	30	-	30	-	30	-	30	ns
CLE to RE Low	t <sub>CLR</sub>	10	-	10	-	10	-	10	-	ns
Data Hold Time after CE disable	t <sub>COH</sub>	5	-	5	-	5	-	5	-	ns
CE Low to RE Low	t <sub>CR</sub>	10	-	10	-	10	-	10	-	ns
RE Setup Time before CE Low	t <sub>CRES</sub>	10	-	10	-	10	-	10	-	ns
CE Setup Time	t <sub>CS</sub>	20	-	20	-	20	-	20	-	ns
CE Setup Time when ODT is enabled	t <sub>CS2</sub>	30	-	30	-	30	-	30	-	ns
Command Write cycle to Address Write		000		000		000		000		
cycle Time for Random data input	t <sub>CWAW</sub>	300	-	300	-	300	-	300	-	ns
Data Hold Time	t <sub>DH</sub>	0.9	-	0.75	-	0.55	-	0.4	-	ns
DQS Input High Pulse Width	t <sub>DQSH</sub>	0.4*t <sub>DSC</sub>	_	0.4*t <sub>DSC</sub>	_	0.4*t <sub>DSC</sub>	_	0.4*t <sub>DSC</sub>	_	ns
DQS Input Low Pulse Width	t <sub>DQSL</sub>	0.4*t <sub>DSC</sub>	-	0.4*t <sub>DSC</sub>	-	0.4*t <sub>DSC</sub>	-	0.4*t <sub>DSC</sub>	-	ns
Output skew among data output										
and corresponding DQS	t <sub>DQSQ</sub>	-	0.8	-	0.6	-	0.5	-	0.4	ns
RE to DQS and DQ delay	t <sub>DQSRE</sub>	-	25	-	25	-	25	-	25	ns
Data Strobe Cycle Time	t <sub>DSC</sub>	10	-	7.5	-	6	-	5	-	ns
Data Setup Time	t <sub>DS</sub>	0.9	_	0.75	-	0.55	-	0.4	-	ns
Output data valid window	t <sub>DVW</sub>				tow = to	H — t <sub>DQSQ</sub>				ns
Busy time for Set Feature and Get Feature	t <sub>FEAT</sub>	-	1	-	1	-	1	-	1	μs
Output hold time from DQS	t <sub>QH</sub>			tou		:H, t <sub>RP</sub> ] — t				ns
DQS hold skew factor	t <sub>QHS</sub>	_	0.8		0.6	-	0.5	_	0.4	ns
Read Cycle Time	t <sub>RC</sub>	10	-	7.5	-	6	-	5	-	ns
RE High pulse width	t <sub>REH</sub>	0.4*t <sub>RC</sub>	_	0.4*t <sub>RC</sub>	_	0.4*t <sub>RC</sub>	_	0.4*t <sub>RC</sub>	_	ns
RE Low pulse width	t <sub>RP</sub>	0.4*t <sub>RC</sub>	_	0.4*t <sub>RC</sub>	_	0.4*t <sub>RC</sub>	_	0.4*t <sub>RC</sub>	_	ns
RE Low pulse width for Read Status at	·RP	O.T IRC		O.4 IRC		O.4 IRC		O.T IRC		110
Power-up sequence	$t_{RPP}$	30	-	30	-	30	-	30	-	ns
Read Preamble	t <sub>RPRE</sub>	15	_	15	_	15	-	15	_	ns
Read Preamble when ODT is enabled		25	_	25	_	25	_	25	_	ns
Read Fleatible when ODT is enabled	t <sub>RPRE2</sub>				_		_			115
Read Postamble	t <sub>RPST</sub>	t <sub>DQSRE</sub> +0.5*t <sub>RC</sub>	-	t <sub>DQSRE</sub> +0.5*t <sub>RC</sub>	-	t <sub>DQSRE</sub> +0.5*t <sub>RC</sub>	-	$t_{DQSRE}$ +0.5* $t_{RC}$	-	ns
Read Postamble Hold Time	t <sub>RPSTH</sub>	25	-	25	-	25	-	25	-	ns
Ready to RE Low	$t_{RR}$	5	-	5	-	5	-	5	-	ns
Device Resetting Time	t		10 /30		10 /30	l	10 /30		10 /30	110
(Read/Program/Erase)	t <sub>RST</sub>		/100		/100	<u> </u>	/100		/100	μs
WE High to Busy	t <sub>WB</sub>	-	100	-	100	-	100	-	100	ns
Write Cycle Time	t <sub>WC</sub>	25	-	25	-	25	-	25	-	ns
WE High pulse width	t <sub>WH</sub>	11	-	11	-	11	-	11	-	ns
WE High to RE Low	t <sub>WHR</sub>	120	-	120	-	120	-	120	-	ns
WE High to RE Low for Random data output	t <sub>WHR2</sub>	300	-	300	-	300	-	300	-	ns
WE Low pulse Width	ture	11	_	11	-	11	-	11	-	ne
ANT TOM baige Adjated	t <sub>WP</sub>	11	_	_ 11	_	11	_	11	_	ns

TOSHIBA

## Toshiba Memory Confidential

TH58TFxxT23BAxx

Write Preamble	t <sub>WPRE</sub>	15	-	15	-	15	-	15	-	ns
Write Preamble when ODT is enabled	t <sub>WPRE2</sub>	25	-	25	-	25	-	25	-	ns
Write Postamble	t <sub>WPST</sub>	6.5	-	6.5	-	6.5	-	6.5	-	ns
Write Postamble Hold Time	t <sub>WPSTH</sub>	25	-	25	-	25	-	25	-	ns
WP High/Low to WE low	t <sub>ww</sub>	100	-	100	_	100	-	100	-	ns

Table 29 AC Test Conditions

Parameter	Single-ended signaling	Single-ended signaling with V <sub>REF</sub>	Differential signaling	
Positive input transition	$V_{IL}(DC)$ to $V_{IH}(AC)$	V <sub>IL</sub> (DC) to V <sub>IH</sub> (AC)	$V_{IL}(DC)$ to $V_{IH}(AC)$	
Negative input transition	$V_{IH}(DC)$ to $V_{IL}(AC)$	$V_{IH}(DC)$ to $V_{IL}(AC)$	$V_{IL}(DC)$ to $V_{IH}(AC)$	
Input Rise and Fall Times	1.0V/ns	1.0V/ns	1.0V/ns	
Input and Output Timing Levels	VccQ/2	$V_{REF}$	crosspoint	
Output Load	50 Ohms to Vtt (Vtt=0.5*VccQ)	50 Ohms to Vtt (Vtt=0.5*VccQ)	50 Ohms to Vtt (Vtt=0.5*VccQ)	

#### NOTE:

 $V_{\text{REF}}$  and Differential signaling are used if transfer rate is greater than 100MHz.

Table 30 Read/Program/Erase Timing Characteristics

Description	Parameter	Тур.	Max.	Unit
Data Transfer from Cell to Register	$t_R$	90	135	μs
Programming Time	t <sub>PROG</sub>	3.3	15	ms
Block Erasing Time	t <sub>BERASE</sub>	10	25	ms
Data Cache Busy Time in Write Cache (following 11h or 32h)	t <sub>DCBSYW1</sub>	0.6	1	μs
Data Cache Busy Time in Write Cache (following 15h)	t <sub>DCBSYW2</sub>	=	11	ms
Data Cache Busy Time in Write Cache (following 1Ah, non-cache program operation)	t <sub>DCBSYW3</sub>	-	15	μs
Data Cache Busy Time in Write Cache (following 1Ah, cache program operation)	t <sub>DCBSYW3</sub>	-	11	ms
Cache Busy in Read Cache	t <sub>DCBSYR</sub>	-	140	μs

- 1) tprog is the internal program time from a cache or page register to Flash Memory array. tr is the internal loading time from Flash Memory array to the a cache or page register.
- 2)  $t_{DCBSYW2}$ ,  $t_{DCBSYW3}$  depends on the timing between internal programming time and data in time.
- 3) tprog, tdcbsyw2 and tdcbsyw3 are the average busy time in a block.



### 5. COMMAND DESCRIPTION AND DEVICE OPERATION

#### 5.1. Basic Command Sets

Toggle DDR Flash Memory has addresses multiplexed into 8 I/Os. Command and address are all written through DQ [7:0] by bringing  $\overline{WE}$  to low while  $\overline{CE}$  is low. Those are latched on the rising edge of  $\overline{WE}$ . Command Latch Enable (CLE) and Address Latch Enable (ALE) are used to multiplex command and address respectively, via the DQ[7:0] pins. Commands which apply to a specific page, WL or block typically have a second command and ones that apply to a target or a LUN have a first command only.

Table 31 below defines the basic command sets.

Table 31 Basic Command Sets

Function	Primary or Secondary	1 <sup>st</sup> Set	Address Cycles	2 <sup>nd</sup> Set	Acceptable while Accessed LUN is Busy	Acceptable while Other LUNs are Busy
LSB Page Select <sup>2)</sup>	-	01h	-	-		
CSB Page Select <sup>2)</sup>	-	02h	-	-		
MSB Page Select <sup>2)</sup>	-	03h	-	-		
Page Read	Primary	00h	5	30h		Υ
Read Start for Last Page Cache Read	Primary	3Fh	-	ı		
Random Cache Read	Primary	00h	5	31h		
Full Sequence Program	N/A	80h-1Ah	5	80h-10h		Υ
Cache Full Sequence Program	N/A	80h-1Ah	5	80h-15h Or 80h-10h		
Block Erase	Primary	60h	3	D0h		Υ
Random Data Input <sup>(1)</sup>	Primary	85h	5	ı		Υ
Random Data Output <sup>(1)</sup>	Primary	05h	5	E0h		Υ
Set Feature	Primary	EFh	1	1		
Get Feature	Primary	EEh	1	ı		
Read ID	Primary	90h	1	-		
Read Status	Primary	70h	-	1	Υ	Υ
Read Status 2	Primary	71h	-	-	Υ	Υ
Read Status 3	Primary	73h	-	-	Υ	Υ
Reset	Primary	FFh	-	-	Υ	Υ
Reset LUN	-	FAh	3	-	Y	Y

#### NOTE:

- 1) Random Data Input/Output can be executed in a page.
- 2) 01/02/03h command is needed for definition of LSB/CSB/MSB page.

#### Caution:

Any undefined command inputs are prohibited except for above command set.

## 5.2. Basic Operation

### 5.2.1. Page Read Operation

The Page Read function reads a page of data identified by row address for the selected LUN. The page of data is made available to be read from the page register starting at the specified column address. Figure 35 defines the Page Read behavior and timings. Reading beyond the end of a page results in indeterminate values being returned to the host.




Figure 35. Page Read Timing

## 5.2.1.1. Page Read Operation with Random Data Output

The Random Data Output function changes the column address from which data is being read in the page register for the selected LUN. The Random Data Output command shall only be issued when the LUN is in a read idle condition. Figure 36 defines the Random Data Output behavior and timings. The host shall not read data from the LUN until twhr2(ns) after the second(i.e. E0h) is written to the LUN.




Figure 36. Page Read with Random Data Output Timing

#### 5.2.1.2. Data Out After Status Read

While monitoring the read status to determine when the  $t_R$  (transfer from Flash array to a page register) is complete, the host shall perform the random data output sequence. Issuing the random data output sequence will cause data to be returned starting at the selected column address.




Figure 37. Data Out After Status Read Timing

## 5.2.2. Random Cache Read Operation

The Random Cache Read operation permits a page to be read from the page register while another page is simultaneously read from the Flash array for the selected LUN. A Read Page command shall be issued prior to the initial Random Cache Read command in a cache read sequence. A Random Cache Read command shall be issued prior to the Read Start for Last Page Cache Read command (3Fh) being issued. The page, WL and block address can be accessed in a random manner. Figure 38 defines the Random Cache Read behavior and timings.




Figure 38. Random Cache Read Timing

## 5.2.3. Full Sequence Program Operation

The device is programmed on three-page basis, and each page shall be programmed only once before being erased. The page address of programming shall be ascending order within a block. The contents of the page register are programmed into the Flash array specified by row address. SR[0] is valid for this command after SR[6] transitions from zero to one until the next transition of SR[6] to zero. Figure 39 defines the Full Sequence Program behavior and timings. Writing beyond the end of the page register is undefined. The Full Sequence Program is available for each FSP Set as defined in the Table 32. This operation is only for single Full Sequence Program Unit within a plane and shall not be carried out for multiple Full Sequence Program Units within a plane.




Figure 39. Full Sequence Program Timing

 $Table \ 32 \quad \hbox{Full Sequence Program Unit(FSP Unit)}$ 

	WL Address for each Full Sequence Program Unit						
FSP Unit Number	LSB Page (01h)	CSB Page (02h)	MSB Page (03h)				
1	0	0	0				
2	1	1	1				
3	2	2	2				
4	3	3	3				
5	4	4	4				
6	5	5	5				
7	6	6	6				
8	7	7	7				
9	8	8	8				
10	9	9	9				
11	10	10	10				
12	11	11	11				
13	12	12	12				
14	13	13	13				
15	14	14	14				
:	:	:	:				
:	:	:	:				

	WL Address for each Full Sequence Program Unit					
FSP Unit Number	LSB Page (01h)	CSB Page (02h)	MSB Page (03h)			
:						
:	:	:	:			
242	241	241	241			
243	242	242	242			
244	243	243	243			
245	244	244	244			
246	245	245	245			
247	246	246	246			
248	247	247	247			
249	248	248	248			
250	249	249	249			
251	250	250	250			
252	251	251	251			
253	252	252	252			
254	253	253	253			
255	254	254	254			
256	255	255	255			

#### Note:

LSB,CSB and MSB of each FSP Unit shall be configured by the same row address.

## 5.2.3.1. Full Sequence Program Operation with Random Data Input

The device supports random data input in a page. The column address for the next data, which will be written, may be changed to the address using Random data input command (i.e. 85h). Random data input may be operated multiple times without limitation. The address indicated by 85h shall be the column address for the LSB Page in the FSP Unit beforethe first 1Ah command is issued. After the first 1Ah command and before the second 1Ah is issued, the address indicated by 85h shall be the column address for the CSB Page in the FSP Unit. After second 1Ah command is issued, the address indicated by 85h shall be the column address for the MSB Page in the FSP Unit.




Figure 40. Full Sequence Program operation with Random Data Input Timing

## 5.2.4. Cache Full Sequence Program Operation

The Cache Full Sequence Program function allows the host to input the next data for another page to the page register while a WL of data is programming to the Flash array for the selected LUN. When command 1Ah/15h is issued,  $R/\overline{B}$  returns high (i.e. ready) when a cache register is ready to be written after data in the cache register is transferred to a page register. However, when command 10h is issued for the final MSB page,  $R/\overline{B}$  turns to high after outstanding program operation performed by previous Cache Full Sequence Program command and the Full Sequence program operation for the final WL is completed. SR[0] is valid for this command after SR[5] transitions from zero to one until the next transition. SR[1] is valid for this command after SR[6] transitions from zero to one, and it is invalid before the first Cache Full Sequence Program Command completion since there is no previous Cache Full Sequence Program operation. Cache Full Sequence Program operation shall work only within a block. Figure 41 defines the Cache Full Sequence Program behavior and timings. Note that  $t_{PROG}$  at the end of the caching operation may be longer than typical as this time also includes completing the programming operation for the previous WL. Writing beyond the end of the page register is undefined.




Figure 41. Cache Full Sequence Program Timing

## 5.2.5. Block Erase Operation

The Block Erase operation is done on a block basis. Only three cycles of row addresses are required for Block Erase operation and a WL address within the cycles is ignored while plane and block address are valid. After Block Erase operation passes, all bits in the block shall be set to one. SR[0] is valid for this command after SR[6] transitions from zero to one(i.e. the selected LUN is ready) until the LUN goes in busy state by a next command. Figure 42 defines the Block Erase behavior and timings.




Figure 42. Block Erase Timing

## 5.2.6. Set Feature Operation

Users may set particular features using 'Set Feature' operation. Figure 43 defines the Set Features behavior and timings and Table 33 defines features that users can change. Once Set Feature operation begins, the operation shall be completed without any disturbance and interruption such as Reset operation.




Figure 43. Set Feature Timing

#### NOTE:

The feature-setting shall work on equal to or lower than 133MHz, which means that t<sub>DSC</sub> shall be equal to or larger than 7.5ns.

Table 33 Set feature addresses

1 <sup>st</sup> Cycle	2 <sup>nd</sup> Cycle	Description
	02h	Toggle 2.0 specific setting
EFh	10h	Driver strength setting
	30h	External V <sub>PP</sub> Setting



## 5.2.6.1. Toggle 2.0 specific setting (02h)

This setting is required in order to use reference voltage and complementary signal, and ODT. DQS latency cycle can also be configured by this 'Set Feature' operation to read the first valid data correctly.

 $\underline{ \mbox{Table 34}} \ \ \mbox{Toggle 2.0 Specific Setting Data}$ 

		DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
I	B0		10	OT (with Rtt val	ue)		RE	DQS	$V_{REF}$
I	B1	# of La	tency DQS cycl	e for WRITE(O	ptional)	#	of Latency DQS	S cycle for REA	.D

#### NOTE:

B2 and B3 are reserved and shall be written with 00h.

Table 35 Toggle 2.0 Specific Setting Data Definition

	Description					
$V_{REF}$	0 : Disabled (default)					
* KEF	1 : Enabled					
DQS	0 : Disabled (default)					
DQ3	1 : Enabled					
RE	0 : Disabled (default)					
NE NE	1 : Enabled					
	0000 : Disabled (default)					
	0001 : Enabled with 150ohm					
ODT	0010 : Enabled with 100ohm					
	0011 : Enabled with 75ohm					
	0100 : Enabled with 50ohm					
	0000 : No latency DQS cycle (default)					
# of Latency DQS Cycle	0001 : One latency DQS cycle					
(READ / WRITE / READ DEVICE table )	0010 : Two latency DQS cycle					
	0011 : Four latency DQS cycle					

#### NOTE:

 $V_{\text{REF}}$  shall meet its valid range prior to the Set Feature that enables  $V_{\text{REF}}$ .



## 5.2.6.2. Driver strength setting (10h)

Driver strength is configured according to the B0 value.

Table 36 Driver Strength Setting Data

B0 Value	Description					
00h ~ 01h	Reserved					
02h	Driver Multiplier : Underdrive					
03h	Reserved					
04h	Driver Multiplier : 1 (default)					
05h	Reserved					
06h	Driver Multiplier : Overdrive 1					
07h	Reserved					
08h	Reserved					
09h ~ FFh	Reserved					

#### NOTE:

B1, B2 and B3 are reserved and shall be written with 00h.

## 5.2.6.3. External VPP(30h)

This setting controls whether external  $V_{PP}$  is enabled. External  $V_{PP}$  is configured according to the B0 value.  $V_{PP}$  must be validly supplied prior to the Set Feature that enables  $V_{PP}$ .

Table 37 External V<sub>PP</sub> Setting Data

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
В0				Reserved				$V_{PP}$

Table 38 External V<sub>PP</sub> Setting Data Definition

	Description
$V_{PP}$	0 : Disabled (default) 1 : Enabled

#### NOTE:

B1, B2 and B3 are reserved and shall be written with 00h.

## 5.2.7. Get Feature Operation

Users find how the target is set through 'Get Feature' command. The function shall return the current setting information. If a host starts to read the first byte of data (i.e. B0 value), the host shall complete reading all four bytes of data before issuing another command (including Read Status or Read Status Enhanced). Figure 44 defines the Get Features behavior and timings. If Read Status (or Read Status Enhanced) is used to monitor whether the tfeat time is complete, the host shall issue Read command (i.e. 00h) to read B0-B1-B2-B3.




Figure 44. Get Feature Timing


#### NOTE:

The feature-getting shall work on equal to or lower than 133MHz, which means that t<sub>RC</sub> shall be equal to or larger than 7.5ns.



### 5.2.8. Read ID Operation

The ID of a target is read by command 90h followed by 00h or 40h address. Figure 45 defines Read ID operation behavior and timings. Once Read ID operation begins, the operation shall be completed without any disturbance and interruption such as Reset operation.



#### 5.2.8.1. 00h Address ID Definition

Users can read six bytes of ID containing manufacturer code, device code and architecture information of the target by command 90h followed by 00h address. The command register remains in Read ID mode until another command is issued.

Table 39 00h Address ID Definition Table

	tote of Contraction is Sommitten table									
Cycle	Description		Hex Data							
Cycle	Description	TH58TFT0T23BA4K	TH58TFT1T23BA8K	TH58TFT2T23BA8J						
1 <sup>st</sup> Data	Maker Code	98h	98h	98h						
2 <sup>nd</sup> Data	Device Code	3Eh	3Eh	48h						
3 <sup>rd</sup> Data	Number of LUN per Target, Cell Type, Etc.	98h	98h	99h						
4 <sup>th</sup> Data	Page Size, Block Size,etc.	B3h	B3h	B3h						
5 <sup>th</sup> Data	Plane Number, etc.	76h	76h	7Ah						
6 <sup>th</sup> Data	Technology Code	F2h	F2h	F2h						

Table 40 2nd ID Data

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
	8 Gbits	1	1	0	1	0	0	1	1	D3h
	16 Gbits	1	1	0	1	0	1	0	1	D5h
	32 Gbits	1	1	0	1	0	1	1	1	D7h
Manage Baseline Tames	64 Gbits	1	1	0	1	1	1	1	0	DEh
Memory Density per Target	128 Gbits	0	0	1	1	1	0	1	0	3Ah
	256 Gbits	0	0	1	1	1	1	0	0	3Ch
	512 Gbits	0	0	1	1	1	1	1	0	3Eh
	1024 Gbits	0	1	0	0	1	0	0	0	48h

 $Table \ 41 \quad 3^{\text{rd}} \ \text{ID Data}$ 

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
	1							0	0
Number of LUNI per Torget	2							0	1
Number of LON per rarget	4							1	0
Number of LUN per Target  Cell Type	8							1	1
	2 Level Cell					0	0		
Coll Tuno	4 Level Cell					0	1		
Cell Type	8 Level Cell					1	0		
	16 Level Cell					1	1		



 $Table \ 42 \quad \ \mbox{4$^{th}$ ID Data}$ 

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
	2KB							0	0
Page Size	4KB							0	1
(w/o redundant area)	8KB							1	0
	16KB							1	1
	128KB	0		0	0				
	256KB	0		0	1				
	512KB	0		1	0				
Disable O's	1MB	0		1	1				
Block Size	2MB	1		0	0				
(w/o redundant area)	4MB	1		0	1				
	6MB	1		1	0				
	Others	1		1	1				
	Reserved	1		Χ	Х				

 $<sup>\</sup>overline{X : either 0 or 1}$ 

Table 43 5<sup>th</sup> ID Data

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Number of Plane per Target	1					0	0		
	2					0	1		
	4					1	0		
	8					1	1		

 $Table\ 44\quad \ \mbox{6}^{th}\ \mbox{ID}\ \mbox{Data}$ 

	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Technology Code	1 <sup>st</sup> Gen						0	0	0
	2 <sup>nd</sup> Gen						0	0	1
	3 <sup>rd</sup> Gen						0	1	0
	Reserved						0	1	1
	Reserved						1	0	0
	Reserved						1	0	1
	Reserved						1	1	0
	Reserved						1	1	1
Laterface	Conventional	0							
Interface	Toggle Mode	1							



### 5.2.8.2. 40h Address ID Definition

Toggle DDR Flash Memory also provides six bytes of JEDEC standard signature ID. Users can read the ID by command 90h followed by 40h address. Any data returned after the six bytes of JEDEC standard signature is considered reserved for future use.

Table 45 40h Address ID Cycle

1 <sup>st</sup> Cycle	2 <sup>nd</sup> Cycle	3 <sup>rd</sup> Cycle	4 <sup>th</sup> Cycle	5 <sup>th</sup> Cycle	6 <sup>th</sup> Cycle
4Ah	45h	44h	45h	43h	02h

 $Table\ 46\quad \ \mbox{40h Address ID Definition}$ 

Cycle	Description	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
1 <sup>st</sup>	J	0	1	0	0	1	0	1	0
2 <sup>nd</sup>	E	0	1	0	0	0	1	0	1
3 <sup>rd</sup>	D	0	1	0	0	0	1	0	0
4 <sup>th</sup>	E	0	1	0	0	0	1	0	1
5 <sup>th</sup>	С	0	1	0	0	0	0	1	1
	Conventional Asynchronous SDR					0	0	0	1
6 <sup>th</sup>	Toggle DDR	0	0	0	0	0	0	1	0
	Synchronous DDR					0	1	0	0

## 5.2.9. Read Status Operation

In the case of non-multi-plane operations, the 70h Read Status function retrieves a status value for the last operation issued. If multi-plane operations are in progress on a single LUN, then 70h Read Status returns the composite status value. Specifically, 70h Read Status shall return the combined status value of the independent status register bits according to Table 47. On the other hands, 71h Read Status returns statuses of current page in two planes on a single LUN according to Table 48. 73h Read Status returns statues of previous page in two planes on a single LUN according to Table 49. Figure 46 defines the Read Status behavior and timings.

Table 47 Read Status Definition for 70h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected: "0" Not Protected: "1"
Block Erase	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Full Sequence Program	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache FSP	Pass/Fail for the current program	Pass/Fail for the previous program	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect

#### NOTE:

- 1) Pass/Fail for the program operation is the result of not page but FSP Unit basis.
- 2) During Block Erase or Full Sequence Program, DQ 0 is only valid when DQ 6 shows the Ready state.
- 3) During Cache FSP operation, DQ 0 is only valid when DQ 5 shows the Ready state, and DQ 1 is only valid when DQ 6 shows the Ready state.

Table 48 Read Status Definition for 71h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected: "0" Not Protected: "1"
Block Erase	Pass/Fail	Pass/Fail for Plane#0	Pass/Fail for Plane#1	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Full Sequence Program	Pass/Fail	Pass/Fail for Plane#0	Pass/Fail for Plane#1	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache FSP	Pass/Fail for the current program	Pass/Fail for Plane#0 current program	Pass/Fail for Plane#1 current program	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect

- 1) Pass/Fail for the program operation is the result of not page but FSP Unit basis.
- 2) During Block Erase or Full Sequence Program operation, DQ 0, DQ 1 and DQ 2 are only valid when DQ 6 shows the Ready state.
- 3) During Cache FSP operation, DQ 0, DQ 1 and DQ 2 are only valid when DQ 5 shows the Ready state.
- 4) If either Plane#0 or #1 is not selected as a target of Multi Plane Operation, the bit for non-selected Plane shall be invalid. If both Plane#0 and #1 are not selected as a target of Multi Plane Operation, the Status of this command shall be invalid.

Table 49 Read Status Definition for 73h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected: "0" Not Protected: "1"
Block Erase	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Full Sequence Program	Pass/Fail for previous program	Pass/Fail for Plane#0 previous program	Pass/Fail for Plane#1 previous program	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache FSP	Pass/Fail for previous program	Pass/Fail for Plane#0 previous program	Pass/Fail for Plane#1 previous program	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Busy/Ready for Host	Write Protect

- 1) Pass/Fail for the program operation is the result of not page but FSP Unit basis.
- 2) During Block Erase, Full Sequence Program, DQ 0, DQ 1 and DQ 2 are only valid when DQ 6 shows the Ready state.
- 3) During Cache Program operation, DQ 0, DQ 1 and DQ 2 are only valid when DQ 6 shows the Ready state.
- 4) If either Plane#0 or #1 is not selected as a target of Multi Plane Operation, the bit for non-selected Plane shall be invalid. If both Plane#0 and #1 are not selected as a target of Multi Plane Operation, the Status of this command shall be invalid.




Figure 46. Read Status Timing

# 5.2.10. Reset Operation

Toggle DDR Flash Memory offers a reset function by command FFh. When the device is in 'Busy' state during any operation, the Reset operation will abort these operations. The contents of memory cells being programmed are no longer valid, as the data will be partially programmed or erased. Reset during the operation with a cache register (e.g. Cache FSP operation) may not just stop the most recent operation but it may also stop the previous operation depending on when the FF reset is input. Although the device is already in process of reset operation, a new reset command will be accepted. Figure 47 defines the Reset behavior and timings.




Figure 47. Reset timing

When Reset (FFh) command is input during Program operation




Figure 48. Reset timing during Program Operation

When Reset (FFh) command is input during Erase operation




Figure 49. Reset timing during Erase Operation

When Reset (FFh) command is input during Read operation




Figure 50. Reset timing during Read Operation

When Read Status command (70h) is input after Reset operation



Figure 51. Status Read after Reset operation

When two or more Reset commands are input in succession




Figure 52. Successive Reset operation

# 5.2.11. Reset LUN Operation

A certain LUN within a target can be reset by command FAh followed by row addresses. Row addresses are required to set a LUN to be reset. Figure 53 defines the Reset LUN behavior and timings.




Figure 53. Single LUN Reset Timing

# NOTE:

If there are multiple LUNs on a target,  $R/\bar{B}$  is also affected by the rest of LUN(s) on the same target.



# 5.3. Extended Operation

# 5.3.1. Extended Command Sets

Table 50 defines the Extended Command Sets. Primary and Secondary Commands are also categorized in the table. Primary commands are recommended to use when a particular function is implemented, while Secondary commands are for alternative implementation for backward compatibility.

Table 50 Extended Command Sets

Function	Primary or secondary	1 <sup>st</sup> Set	Address Cycles for 1 <sup>st</sup> Set	2 <sup>nd</sup> Set	Address Cycles for 2 <sup>nd</sup> Set
Multi Plane Read / Multi Plane Cache Read	Primary	00h-32h	5	00h-30h	5
Multi Plane Read	Secondary	60h	3	30h	-
Multi Plane Random Cache Read	Primary	00h-32h	5	00h-31h	5
Multi Plane Random Data Output	Primary	05h	5	E0h	-
Multi Plane Full Sequence Program  Multi Plane Cache Full Sequence Program	N/A	80h-11h 80h-11h	5	80h-1Ah or 80h-10h 80h-1Ah or 80h-15h	5
				or 80h-10h	3
Multi Block Erase	Primary	60h	3	D0h	-
Device Identification Table Read	Primary	ECh	1	-	-
Read status enhanced	Primary	78h	3	-	-
Read LUN #N Status (4)	Secondary	Fnh	-	-	-

- 1) Multi Plane Random Data output must be used after Multi Plane Read or Multi Plane Cache Read operation.
- 2) Any command between 11h and 80h/81h/85h is prohibited except 70h/71h/73h/78h/Fnh and FFh
- 3) Read LUN #1 Status command is only for the device having two LUNs per a target.
- 4) "n" of Fnh shall be either of 1 or 2, where the number specifies each LUN. The number shall be the LUN address + 1(n = N + 1). For example, F1h is used to check the status of LUN #0.

# 5.3.2. Address Input Restrictions for Multi Plane Operation / Multi Block Operation

Multi Plane/ multi block operation requires specific address input restrictions described as below.

For read and program operation, multiple page addresses may be set over multiple planes. When setting page address of each plane, the page addresses shall be identical although block addresses may differ. The same plane address shall not be set twice or more within a set of address setting sequence. The number of planes which are set for this operation shall be even.

For erase operation, multiple block addresses may be set over multiple planes. The same plane address shall not be set twice or more within a set of address setting sequence. The number of planes which are set for this operation shall be even. Multi block operation is also regarded as multi-plane operation.

# 5.3.3. Multi Plane Read Operation

The Multi Plane Read operation is an extension of the Page Read operation. The device supporting Multi Plane Read operation also allows multiple Random data-output from each page (i.e. Multi Plane Random Data Output) once multi-plane are loaded to page registers. With the primary command, R/B returns to ready in a short time (i.e. tdcbsywi) after the first command 32h since it does not load data from a selected page and the selected page data are transferred to the cache registers via page registers in less than tR after command 30h. Note that the Multi Plane addresses shall be set through 1st Set and 2nd Set of command with the Address Input Restrictions for Multi Plane Operation specified in section 5.3.2. Once the data are loaded into the cache registers, the data on the first page can be read out by issuing the Multi Plane Random Data Output command. The data on other pages can be also read out using the identical command sequences. Figure 54 and Figure 55 define Multi Plane Read and Multi Plane Random Data Output behavior and timings. In the case of secondary command, make sure WP is held to High level when Multi Plane Read operation is performed. Within the repeatable sequence in the following figure, the Page Select command (i.e 01h/02h/03h) shall be identical between planes.




Figure 54. Example Timing with Multi Plane Read (Primary)




Figure 55. Example Timing with Multi Plane Read (Secondary)

# **TOSHIBA**

# 5.3.4. Multi Plane Random Cache Read Operation

Multi Plane Random Cache Read function requires multiple address settings ahead of command 31h to load data of particular pages. Since the selected pages are loaded to page register while a host read data from cache register where previous data are loaded, R/B returns high (i.e. ready) in a short time unless the previous data are still being loaded. Note that the Multi Plane addresses shall be set through  $1^{\rm st}$  Set and  $2^{\rm nd}$  Set of command with the Address Input Restrictions for Multi Plane Operation specified in section 5.3.2. The activated planes for the first Multi Plane Random Cache Read shall be kept using in the next address sequence until the Multi Plane Random Cache operation is completed by command 3Fh. Figure 56 defines Multi Plane Random Cache Read behavior and timings. Within the repeatable sequence in the following figure, the Page Select command (i.e 01h/02h/03h) shall be identical between planes.




Figure 56. Example Timing with Multi Plane Cache Read (Primary)

TOSHIBA

# 5.3.5. Multi Plane Full Sequence Program Operation

Multi Plane Full Sequence Program function extends an effective programmable size using multiple planes. After data loading for the first plane, command 11h for the second command is used. After command 11h is issued, R/B pin goes busy state in a short period since it is not actual programming operation(i.e. tdcbsywl). At the last MSB page of the Multi plane data loading, command 10h is issued, then all loaded data in each plane starts to be programmed to Flash array simultaneously. Note that the Multi Plane addresses shall be set through 1st Set and 2nd Set of command with the Address Input Restrictions for Multi Plane Operation specified in section 5.3.2. Figure 57 defines Multi Plane Full Sequence Program behavior and timings.





Figure 57. Example Timing with Multi Plane Full Sequence Program

# 5.3.6. Multi Plane Cache Full Sequence Program Operation

The Multi Plane Cache Full Sequence Program is an extension of the Cache Full Sequence Program. After loading pages for Multi Plane Cache Full Sequence Program, command 15h is issued. After command 15h,  $R/\overline{B}$  returns high once transferring data from cache register to page register is completed. Internal program operation is in progress after  $R/\overline{B}$  returns while other pages are loaded by a host. At the last page loading for the entire Multi Plane Cache Full Sequence Program, command 10h is required to finalize the operation and  $R/\overline{B}$  stays busy as long as  $t_{PROG}$ . Multi Plane Cache Full Sequence Program operation shall work only within a block of each plane and shall not be continued over the boundary of plane. Note that the Multi Plane addresses shall be set through 1st Set and 2nd Set of command with the Address Input Restrictions for Multi Plane Operation specified in section 5.3.2. The activated planes for the first Multi Plane Cache Full Sequence Program operation is completed by command 10h. Figure 58 defines Multi Plane Cache Full Sequence Program operation is completed by command 10h. Figure 58 defines Multi Plane Cache Full Sequence Program behavior and timings.






Figure 58. Example Timing with Multi Plane Cache Full Sequence Program

# 5.3.7. Multi Block Erase Operation

Multi Block Erase allows users to erase multiple blocks comprising a block of each plane simultaneously. The same plane address shall not be set twice within a set of address setting sequence for the Multi Block Erase Operation. Figure 59 defines Multi Block Erase behavior and timings.




Figure 59. Example Timing with Multi Block Erase

# 5.3.8. Device Identification Table Read Operation

The device returns a JEDEC standard formatted parameter page during the data out phase of the READ PARAMETER PAGE command when address 40h is inputted. The READ PARAMETER PAGE command is a ECh value for the command cycle and a 40h value for the address cycle, and the bytes of the parameter page are returned in the data output (DOUT) cycles. After the command Ech address 40h is received by the Flash Memory device, it will go busy for a period of time (t<sub>R</sub> in the figure) after which, the parameter page can be read from the device. The length and contents of the parameter page is defined in section 5.3.9. The timing associated with the bus cycles for the READ PARAMETER PAGE command is defined elsewhere in the JEDEC standard. The READ ID command is used by the controller to identify the device that is attached. This command is used by the controller to gather information about the target flash device. Figure 60 defines the behavior and timings. If Read Status (or Read Status Enhanced) is used to monitor whether the tR time is complete, the host shall issue Random Data Output command with applying 00h for all 5 cycles of address to read the Parameter Page.




Figure 60. Device Identification Table Read Timing



# 5.3.9. Parameter Page Definition

Table 51 defines the parameter page data structure. For parameters that span multiple bytes, the least significant byte of the parameter corresponds to the first byte.

Values are reported in the parameter page in units of bytes when referring to items related to the size of data access (as in an 8-bit data access device). For example, the target will return how many data bytes are in a page. All optional parameters that are not implemented shall be cleared to 00h by the target.

When the information is read from the device, the host shall calculate CRC to check the data prior to taking action on that data. If the CRC of the first Parameter Page read is not valid, the host shall read redundant Parameter Page copies. The host shall then check the CRC of that redundant Parameter Page.

If the CRC is correct, the host may take action based on the contents of that redundant Parameter Page. If the CRC is incorrect, then the host shall attempt to read the next redundant Parameter Page by the same procedure.

There may be a case where the number of error exceeds the error detectability of CRC. In this case, the retrieved data with valid CRC may contain errors. To be prepared for this case, the host should compare two or more sets of the retrieved data to check equality.

All Parameter Pages returned by the Target may have invalid CRC values; however, bit-wise majority or other ECC techniques may be used to recover the contents of the Parameter Page by the host.

If necessary, the data successfully read should be safely kept by the host in its own manner for further protection.

If there are any discrepancies between the content in Parameter Page and the content in this or the other documents separately provided, the latter shall take precedence.

Table 51 Parameter Page Definitions

Byte	O/M	Description	Value
Revision infor	mation	and features block	
		Parameter page signature	4Ah, 45h, 53h, 44h
		Byte 0: "J" (= 4Ah)	
0-3	M	Byte 1: "E" (= 45h)	
		Byte 2: "S" (= 53h)	
		Byte 3: "D" (= 44h)	
		Revision number	04h, 00h
		3-15: Reserved (0)	
4.5	М	2: 1 = supports Parameter Page revision 1.0 and standard	
4-5	IVI	revision 1.0	
		1: 1 = supports vendor specific Parameter Page	
		0: Reserved (0)	
		Features supported	D8h, 01h
		9-15 Reserved (0)	(TH58TFT0T23BA4K,
		8: 1 = supports program page register clear enhancement	TH58TFT1T23BA8K)
	М	7 : 1 = supports external V <sub>PP</sub>	
		6 : 1 = supports Toggle Mode DDR	DAh, 01h
6-7		5: 1 = supports Synchronous DDR	(TH58TFT2T23BA8J)
		4: 1 = supports multi-plane read operations	
		3: 1 = supports multi-plane program and erase operations	
		2: 1 = supports non-sequential page programming	
		1: 1 = supports multiple LUN operations	
		0: 1 = supports 16-bit data bus width	
		Optional commands supported	4Dh, 02h, 00h
		11-23: Reserved (0)	
	M	10: 1 = supports Synchronous Reset	
		9: 1 = supports Reset LUN (Primary)	
		8: 1 = supports Small Data Move	
8-10		7: 1 = supports Multi-plane Copyback Program (Primary)	
8-10		6: 1 = supports Random Data Output (Primary)	
		5: 1 = supports Read Unique ID	
		4: 1 = supports Copyback	
		3: 1 = supports Read Status Enhanced (Primary)	
		2: 1 = supports Get Features and Set Features	
		1: 1 = supports Read Cache commands	

		Toshiba Memory Confide	illidi I HOOTEXX I ZODAX
		0 : 1 = supports Page Cache Program command	
11-12 13 14-31 Manufacturer 32-43	O O informa	Secondary commands supported 8-15: Reserved (0) 7: 1 = supports secondary Read Status Enhanced 6: 1 = supports secondary Multi-plane Block Erase 5: 1 = supports secondary Multi-plane Copyback Program 4: 1 = supports secondary Multi-plane Program 3: 1 = supports secondary Random Data Output 2: 1 = supports secondary Multi-plane Copyback Read 1: 1 = supports secondary Multi-plane Read Cache Random 0: 1 = supports secondary Multi-plane Read Number of Parameter Pages Reserved (0)	20h All 00h  54h, 4Fh, 53h, 48h 49h, 42h, 41h, 20h 20h 20h 20h
44-63	М	Device model (20 ASCII characters)	20h, 20h, 20h, 20h 54h, 48h, 35h, 38h, 54h, 46h, 54h, 30h 54h, 32h, 33h, 42h, 41h, 34h, 4bh, 20h 20h, 20h, 20h, 20h(TH58TFT0T23BA4K) 54h, 48h, 35h, 38h, 54h, 46h, 54h, 31h 54h, 32h, 33h, 42h, 41h, 38h, 4bh, 20h 20h, 20h, 20h, 20h (TH58TFT1T23BA8K) 54h, 48h, 35h, 38h, 54h, 46h, 54h, 32h 54h, 32h, 33h, 42h, 41h, 38h, 4ah, 20h 20h, 20h, 20h, 20h (TH58TFT2T23BA8J)
64-69	М	JEDEC manufacturer ID (6 bytes)	98h, 00h, 00h, 00h, 00h
70-79		Reserved (0)	All 00h
Memory orga	nization	block	
80-83	М	Number of data bytes per page	00h, 40h, 00h, 00h
84-85	М	Number of spare bytes per page	A0h, 07h
86-91		Reserved (0)	All 00h
92-95	М	Number of pages per block	00h, 03h, 00h, 00h
96-99	М	Number of blocks per logical unit (LUN)	1Ch, 17h, 00h, 00h
100	М	Number of logical units (LUNs)	01h (TH58TFT0T23BA4K , TH58TFT1T23BA8K ) 02h (TH58TFT2T23BA8J )
Memory orga	nization	block	
101	М	Number of address cycles 4-7: Column address cycles 0-3: Row address cycles	23h
102	М	Number of bits per cell	03h
103	М	Number of programs per page	01h
104	М	Multi-plane addressing 4-7: Reserved (0) 0-3: Number of plane address bits	01h
105	М	Multi-plane operation attributes 3-7: Reserved (0) 2: 1= read cache supported 1: 1= program cache supported 0: 1= No multi-plane block address restrictions	07h
106-143		Reserved (0)	All 00h
Electrical para	meters		
144-145	0	Asynchronous SDR speed grade 6-15: Reserved (0) 5: 1 = supports 20 ns speed grade (50 MHz) 4: 1 = supports 25 ns speed grade (40 MHz) 3: 1 = supports 30 ns speed grade (~33 MHz) 2: 1 = supports 35 ns speed grade (~28 MHz) 1: 1 = supports 50 ns speed grade (20 MHz)	00h, 00h

<u>TOSI</u>		A Toshiba Memory Confider	ntial TH58TFxxT23BA
		0: 1 = supports 100 ns speed grade (10 MHz)	
		Toggle DDR speed grade	FFh, 00h
		8-15: Reserved (0)	
		7: 1 = supports 5 ns speed grade (~200 MHz)	
		6: 1 = supports 6 ns speed grade (~166 MHz)	
4 40 4 47		5: 1 = supports 7.5 ns speed grade (~133 MHz)	
146-147	0	4: 1 = supports 10 ns speed grade (~100 MHz)	
		3: 1 = supports 12 ns speed grade (~83 MHz)	
		2: 1 = supports 15 ns speed grade (~66 MHz)	
		1: 1 = supports 25 ns speed grade (40 MHz)	
		0: 1 = supports 30 ns speed grade (~33 MHz)	
		Synchronous DDR speed grade	00h, 00h
		6-15: Reserved (0)	
		5: 1 = supports 10 ns speed grade (100 MHz)	
4.40.4.40		4: 1 = supports 12 ns speed grade (~83 MHz)	
148-149	0	3: 1 = supports 15 ns speed grade (~66 MHz)	
		2: 1 = supports 20 ns speed grade (50 MHz)	
		1: 1 = supports 30 ns speed grade (~33 MHz)	
		0: 1 = supports 50 ns speed grade (20 MHz)	
		Asynchronous SDR features	00h
150	0	0-7: Reserved (0)	
454		Toggle-mode DDR features	00h
151	0	0-7: Reserved (0)	
450	_	Synchronous DDR features	00h
152	0	0-7: Reserved (0)	
153-154	М	tPROG Maximum page program time (µs)	DCh, 05h
155-156	М	tBERS Maximum block erase time (µs)	A8h, 61h
157-158	М	tR Maximum page read time (µs)	87h, 00h
159-160	0	tR Maximum multi-plane page read time (µs)	00h, 00h
161-162	0	tCCS Minimum change column setup time (ns)	00h, 00h
101 102	Ť	tode Minimum change column scrap time (no)	37h, 00h (TH58TFT0T23BA4K )
163-164	М	I/O pin capacitance, typical or maximum	55h, 00h (TH58TFT1T23BA8K )
100 104	'''	in o pin dapaditariod, typidar di maximum	87h, 00h (TH58TFT2T23BA8J )
			37h, 00h (TH58TFT0T23BA4K )
165-166	М	Input pin capacitance, typical or maximum	46h, 00h (TH58TFT1T23BA8K )
103-100	IVI	Imput pin capacitance, typical of maximum	69h, 00h (TH58TFT2T23BA8J)
167-168	0	CK pin capacitance, typical or maximum	00h, 00h
107-100	+ -		03h
		Driver strength support	0311
400		3-7: Reserved (0)	
169	М	2: 1 = supports 18 ohm drive strength	
		1: 1 = supports 25 ohm drive strength	
470 474	+	0: 1 = supports 35ohm/50ohm drive strength	001-001-
170-171	0	tADL Program page register clear enhancement tADL value (ns)	00h, 00h
172-207		Reserved (0)	All 00h
ECC and end	durance l		
208	0	Guaranteed valid blocks of target	00h
209-210	0	Block endurance for guaranteed valid blocks	00h, 00h
		ECC and endurance information block 0	78h, 0Ah, B6h, 00h, 00h, 00h
		Byte 211: Number of bits ECC correctability	
211-218		Byte 212: Codeword size	
	M	Byte 213-214: Maximum value of average bad blocks per LUN	
		Byte 215-216: Block endurance	
		Byte 217-218: Reserved (0)	
		ECC and endurance information block 1	All 00h
		Byte 219: Number of bits ECC correctability	
219-226	0	Byte 220: Codeword size	
		Byte 221-222: Maximum value of average bad blocks per LUN	
		Byte 223-224: Block endurance	1

	1	Т	7
		Byte 225-226: Reserved (0)	
		ECC and endurance information block 2	All 00h
		Byte 227: Number of bits ECC correctability	
227-234	0	Byte 228: Codeword size	
227 204		Byte 229-230: Maximum value of average bad blocks per LUN	
		Byte 231-232: Block endurance	
		Byte 233-234: Reserved (0)	
		ECC and endurance information block 3	All 00h
		Byte 235: Number of bits ECC correctability	
235-242	0	Byte 236: Codeword size	
255-242		Byte 237-238: Maximum value of average bad blocks per LUN	
		Byte 239-240: Block endurance	
		Byte 241-242: Reserved (0)	
243-419		Reserved (0)	All 00h
Vendor speci	ific bloc	k	
420-421	М	Vendorr Specific Revision Number	Vendor specific
422-509		Vendor specific	Vendor specific
CRC for Para	ameter	Page	
510-511	М	Integrity CRC	CRC Value
Redundant Pa	ramete	r Pages	
512-1023		Value of bytes 0-511	Value of bytes 0-511
1024-1535	24-1535 Value of bytes 0-511		Value of bytes 0-511
15872-16383		Value of bytes 0-511	Value of bytes 0-511

#### Note:

This field may contain invalid data as far as the value of the field is not fixed. Once it's fixed, the field of the Parameter Page table in this document designates valid value. The value will be reflected into the succeeding devices and there may be lag time for the reflection.

### Byte 0-3: Parameter page signature

This field contains the Parameter Page signature. When two or more bytes of the signature are valid, then it denotes that a valid copy of the Parameter Page is present.

Byte 0 shall be set to 4Ah.

Byte 1 shall be set to 45h.

Byte 2 shall be set to 53h.

Byte 3 shall be set to 44h.

#### Byte 4-5: Revision number

This field indicates the revisions of the Parameter Page and standard that the target complies to. The target may support multiple revisions of the standard. This is a bit field where each defined bit corresponds to a particular specification revision that the target may support.

Bit 0 shall be cleared to zero.

Bit 1 when set to one indicates that the target supports vendor specific Parameter Page.

Bit 2 when set to one indicates that the target supports Parameter Page revision 1.0 and standard revision 1.0.

Bits 3-15 are reserved and shall be cleared to zero.

#### Byte 6-7: Features supported

This field indicates the optional features that the target supports.

Bit 0 when set to one indicates that the target's data bus width is 16-bits. Bit 0 when cleared to zero indicates that the target's data bus width is 8-bits. The host shall use the indicated data bus width for all commands that are defined to be transferred at the bus width (x8 or x16). Note that some commands, like Read ID, always transfer data as 8-bit only.

Bit 1 when set to one indicates that the target supports multiple LUN operations. If bit 1 is cleared to zero, then the host shall not issue commands to a LUN unless all other LUNs on the target are idle (i.e. R/B\_n is set to one).

Bit 2 when set to one indicates that the target supports non-sequential page programming operations, such that the host may program pages within a block in arbitrary order. Bit 2 when cleared to zero indicates that the target does not support non-sequential page programming operations. If bit 2 is cleared to zero, the host shall program all pages within a block in order starting with page 0.

Bit 3 when set to one indicates that the target supports multi-plane program and erase operations.

Bit 4 when set to one indicates that the target supports multi-plane read operations.

Bit 5 when set to one indicates that the Synchronous DDR data interface is supported by the target. If bit 5 is set to one, then the target shall indicate the Synchronous DDR timing modes supported in the Synchronous DDR timing mode support field. Bit 5 when cleared to zero indicates that the Synchronous DDR data interface is not supported by the target.

Bit 6 when set to one indicates that the Toggle Mode DDR data interface is supported by the target. If bit 6 is set to one, then the target shall indicate the Toggle Mode DDR timing modes supported in the Toggle Mode DDR timing mode support field. Bit 6 when cleared to zero indicates that the Toggle Mode DDR data interface is not supported by the target.

Bit 7 when set to one indicates that the target supports external  $V_{PP}$ . If bit 7 is cleared to zero, then the target does not support external  $V_{PP}$ .

Bit 8 when set to one indicates that the target supports clearing only the page register for the LUN addressed with the Program (80h) command. If bit 8 is cleared to zero, then a Program (80h) command clears the page register for each LUN that is part of the target. At power-on, the device clears the page register for each LUN that is part of the target.

Bits 9-15 are reserved and shall be cleared to zero.

#### Byte 8-10: Optional commands supported

This field indicates the optional commands that the target supports.

Bit 0 when set to one indicates that the target supports the Page Cache Program command. If bit 0 is cleared to zero, the host shall not issue the Page Cache Program command to the target.

Bit 1 when set to one indicates that the target supports the Read Cache Random, Read Cache Sequential, and Read Cache End commands. If bit 1 is cleared to zero, the host shall not issue the Read Cache Sequential, Read Cache Random, or Read Cache End commands to the target.

Bit 2 when set to one indicates that the target supports the Get Features and Set Features commands. If bit 2 is cleared to zero, the host shall not issue the Get Features or Set Features commands to the target.

Bit 3 when set to one indicates that the target supports the Read Status Enhanced command. If bit 3 is cleared to zero, the host shall not issue the Read Status Enhanced command to the target. Read Status Enhanced shall be supported if the target has multiple LUNs or supports multi-plane operations.

Bit 4 when set to one indicates that the target supports the Copyback Program and Copyback Read commands. If bit 4 is cleared to zero, the host shall not issue the Copyback Program or Copyback Read commands to the target.

Bit 5 when set to one indicates that the target supports the Read Unique ID command. If bit 5 is cleared to zero, the host shall not issue the Read Unique ID command to the target.

Bit 6 when set to one indicates that the target supports the Random Data Output command. If bit 6 is cleared to zero, the host shall not issue the Random Data Output command to the target.

Bit 7 when set to one indicates that the target supports the Multi-plane Copyback Program command. If bit 7 is cleared to zero, the host shall not issue the Multi-plane Copyback Program command to the target.

Bit 8 when set to one indicates that the target supports the Small Data Move command for both Program and Copyback operations. If bit 8 is cleared to zero, the target does not support the Small Data Move command for

Program or Copyback operations. The Small Data Move command is mutually exclusive with overlapped multi-plane support. When bit 8 is set to one, the device shall support the 11h command to flush any internal data pipeline regardless of whether multi-plane operations are supported.

Bit 9 when set to one indicates that the target supports the Reset LUN command. If bit 9 is cleared to zero, the host shall not issue the Reset LUN command.

Bit 10 when set to one indicates that the target supports the Synchronous Reset command. If bit 10 is cleared to zero, the host shall not issue the Synchronous Reset command.

Bits 11-23 are reserved and shall be cleared to zero.

#### Byte 11-12: Secondary commands supported

This field indicates the secondary commands that the target supports.

Bit 0 when set to one indicates that the target supports the secondary Multi-plane Read command. If bit 0 is cleared to zero, the host shall not issue the secondary Multi-plane Read command to the target.

Bit 1 when set to one indicates that the target supports the secondary Multi-plane Read Cache Random command. If bit 1 is cleared to zero, the host shall not issue the secondary Multi-plane Read Cache Random command to the target.

Bit 2 when set to one indicates that the target supports the secondary Multi-plane Copyback Read command. If bit 2 is cleared to zero, the host shall not issue the secondary Multi-plane Copyback Read command to the target.

Bit 3 when set to one indicates that the target supports the secondary Random Data Output command. If bit 3 is cleared to zero, the host shall not issue the secondary Random Data Output command to the target.

Bit 4 when set to one indicates that the target supports the secondary Multi-plane Program command. If bit 4 is cleared to zero, the host shall not issue the secondary Multi-plane Program command to the target.

Bit 5 when set to one indicates that the target supports the secondary Multi-plane Copyback Program command. If bit 5 is cleared to zero, the host shall not issue the secondary Multi-plane Copyback Program command to the target.

Bit 6 when set to one indicates that the target supports the secondary Multi-plane Block Erase command. If bit 6 is cleared to zero, the host shall not issue the secondary Multi-plane Block Erase command to the target.

Bit 7 when set to one indicates that the target supports the secondary Read Status Enhanced command. If bit 7 is cleared to zero, the host shall not issue the secondary Read Status Enhanced command to the target.

Bits 8-15 are reserved and shall be cleared to zero.

#### Byte 13: Number of Parameter Pages

This field specifies the number of Parameter Pages present, including the original and the subsequent redundant versions.

#### Byte 32-43: Device manufacturer

This field contains the manufacturer of the device. The content of this field is an ASCII character string of twelve bytes. The device shall pad the character string with spaces (20h), if necessary, to ensure that the string is the proper length.

There is no standard for how the manufacturer represents their name in the ASCII string. If the host requires use of a standard manufacturer ID, it should use the JEDEC manufacturer ID.

#### Byte 44-63: Device model

This field contains the model number of the device. The content of this field is an ASCII character string of twenty bytes. The device shall pad the character string with spaces (20h), if necessary, to ensure that the string is the proper length.

#### Byte 64-69: JEDEC manufacturer ID

This field contains the JEDEC manufacturer ID for the manufacturer of the device.



### Byte 80-83: Number of data bytes per page

This field contains the number of data bytes per page. The value reported in this field shall be a power of two. The minimum value that shall be reported is 512 bytes.

#### Byte 84-85: Number of spare bytes per page

This field contains the number of spare bytes per page. There are no restrictions on the value.

### Byte 92-95: Number of pages per block

This field contains the number of pages per block.

#### Byte 96-99: Number of blocks per logical unit

This field contains the number of blocks per logical unit. There are no restrictions on this value.

#### Byte 100: Number of logical units (LUNs)

This field indicates the number of logical units the target supports. Logical unit numbers are sequential, beginning with a LUN address of zero. This field shall be greater than zero.

### Byte 101: Number of Address Cycles

This field indicates the number of address cycles used for row and column addresses. The reported number of address cycles shall be used by the host in operations that require row and/or column addresses (e.g. Page Program).

Bits 0-3 indicate the number of address cycles used for the row address. This field shall be greater than zero. Bits 4-7 indicate the number of address cycles used for the column address. This field shall be greater than zero.

#### NOTE:

Throughout these standard examples are shown with 2-byte column addresses and 3-byte row addresses. However, the host is responsible for providing the number of column and row address cycles in each of these sequences based on the values in this field.

#### Byte 102: Number of bits per cell

This field indicates the number of bits per cell in the Flash array. This field shall be greater than zero. The value reported in this field shall be a power of two.

### Byte 103: Number of programs per page

This field indicates the maximum number of times a portion of a page may be programmed without an erase operation. After the number of programming operations specified have been performed, the host shall issue an erase operation to that block before further program operations to the affected page. This field shall be greater than zero.

### Byte 104: Multi-plane addressing

This field describes parameters for multi-plane addressing.

Bits 0-3 indicate the number of bits that are used for plane addresses. This value shall be greater than 0h when multi-plane operations are supported.

Bits 4-7 are reserved.

#### Byte 105: Multi-plane operation attributes

This field describes attributes for multi-plane operations. This byte is mandatory when multi-plane operations are supported as indicated in the Features supported field.

Bit 0 indicates that there are no block address restrictions for the multi-plane operation. If set to one all block address bits may be different between multi-plane operations. If cleared to zero, there are block address restrictions.

Bit 1 indicates whether program cache is supported with multi-plane programs. If set to one then program cache is supported for multi-plane program operations. If cleared to zero then program cache is not supported for multi-plane program operations. Note that program cache shall not be used with multi-plane copyback program operations.

Bit 2 indicates whether read cache is supported with multi-plane reads. If set to one then read cache is supported for multi-plane read operations. If cleared to zero then read cache is not supported for multiplane read operations. Note that read cache shall not be used with multi-plane copyback read operations.

Bits 3-7 are reserved.

#### Byte 144-145: Asynchronous SDR speed grade

This field indicates the asynchronous SDR speed grades supported.

Bit 0 when set to one indicates that the target supports the 100 ns speed grade (10 MHz).

Bit 1 when set to one indicates that the target supports the 50 ns speed grade (20 MHz).

Bit 2 when set to one indicates that the target supports the 35 ns speed grade (~28 MHz).

Bit 3 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz).

Bit 4 when set to one indicates that the target supports the 25 ns speed grade (40 MHz).

Bit 5 when set to one indicates that the target supports the 20 ns speed grade (50 MHz).

Bits 6-15 are reserved and shall be cleared to zero.

### Byte 146-147: Toggle DDR speed grade

This field indicates the Toggle DDR speed grades supported. The target shall support an inclusive range of speed grades.

Bit 0 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz).

Bit 1 when set to one indicates that the target supports the 25 ns speed grade (40 MHz).

Bit 2 when set to one indicates that the target supports the 15 ns speed grade (~66 MHz).

Bit 3 when set to one indicates that the target supports the 12 ns speed grade (~83 MHz).

Bit 4 when set to one indicates that the target supports the 10 ns speed grade (~100 MHz).

Bit 5 when set to one indicates that the target supports the 7.5 ns speed grade (~133 MHz).

Bit 6 when set to one indicates that the target supports the 6 ns speed grade (~166 MHz).

Bit 7 when set to one indicates that the target supports the 5 ns speed grade (~200 MHz).

Bits 8-15 are reserved and shall be cleared to zero.

### Byte 148-149: Synchronous DDR speed grade

This field indicates the synchronous DDR speed grades supported. The target shall support an inclusive range of speed grades.

Bit 0 when set to one indicates that the target supports the 50 ns speed grade (20 MHz).

Bit 1 when set to one indicates that the target supports the 30 ns speed grade (~33 MHz).

Bit 2 when set to one indicates that the target supports the 20 ns speed grade (50 MHz).

Bit 3 when set to one indicates that the target supports the 15 ns speed grade (~66 MHz).

Bit 4 when set to one indicates that the target supports the 12 ns speed grade (~83 MHz).

Bit 5 when set to one indicates that the target supports the 10 ns speed grade (100 MHz).

Bits 6-15 are reserved and shall be cleared to zero.

### Byte 150: Asynchronous SDR features

This field describes features and attributes for asynchronous SDR operation. This byte is mandatory when the asynchronous SDR data interface is supported.

Bits 0-7 are reserved.

#### Byte 151: Toggle-mode DDR features

This field describes features and attributes for Toggle-mode DDR operation. This byte is mandatory when the Toggle-mode DDR data interface is supported.

Bits 0-7 are reserved.

#### Byte 152: Synchronous DDR features

This field describes features and attributes for synchronous DDR operation. This byte is mandatory when the synchronous DDR data interface is supported.

Bit 0 indicates the tCAD value that shall be used by the host. If bit 0 is set to one, then the host shall use the tCADs (slow) value in synchronous DDR command, address and data transfers. If bit 0 is cleared to zero, then the host shall use the tCADf (fast) value in synchronous DDR command, address and data transfers.

Bit 1 indicates that the device supports the CK being stopped during data input. If bit 1 is set to one, then the host may optionally stop the CK during data input for power savings. If bit 1 is set to one, the host may pause data while the CK is stopped. If bit 1 is cleared to zero, then the host shall leave CK running during data input.



Bits 2-7 are reserved.

# Byte 153-154: Maximum page program time

This field indicates the maximum page program time (tPROG) in microseconds.

#### Byte 155-156: Maximum block erase time

This field indicates the maximum block erase time (tBERS) in microseconds.

#### Byte 157-158: Maximum page read time

This field indicates the maximum page read time (tR) in microseconds.

#### Byte 159-160: Maximum multi-plane page read time

This field indicates the maximum page read time (tR) for multi-plane page reads in microseconds. Multiplane page read times may be longer than single page read times. This field shall be supported if the target supports multi-plane reads as indicated in the Features supported field.

### Byte 161-162: Minimum change column setup time.

This field indicates the minimum change column setup time (tCCS) in nanoseconds. This parameter is used for the asynchronous SDR and synchronous DDR data interfaces.

After issuing a Change Read Column command, the host shall not read data until a minimum of tCCS time has elapsed. After issuing a Change Write Column command including all column address cycles, the host shall not write data until a minimum of tCCS time has elapsed. The value of tCCS shall always be longer than or equal to tWHR and tADL when the Toggle-mode DDR or Synchronous DDR data interface is supported.

#### Byte 163-164: I/O pin capacitance, typical or maximum

This field indicates the typical or maximum I/O pin capacitance for the target. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. If vendor datasheet is specifying the maximum value, then this field is indicating the maximum capacitance value. If vendor datasheet is specifying a typical value, then this field is indicating the typical capacitance value.

### Byte 165-166: Input pin capacitance, typical or maximum

This field indicates the typical or maximum input pin capacitance for the target. This value applies to all inputs except the following: CK, CK\_n, CE\_n and WP\_n signals. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. If vendor datasheet is specifying the maximum value, then this field is indicating the maximum capacitance value. If vendor datasheet is specifying a typical value, then this field is indicating the typical capacitance value.

### Byte 167-168: CK input pin capacitance, typical or maximum

This field indicates the typical or maximum CK input pin capacitance for the target. This value applies to the CK and CK\_n signals. This field is specified in 0.1 pF units. For example, a value of 31 corresponds to 3.1 pF. This field shall be supported if the Synchronous DDR data interface is supported. If vendor datasheet is specifying the maximum value, then this field is indicating the maximum capacitance value. If vendor datasheet is specifying a typical value, then this field is indicating the typical capacitance value.

### Byte 169: Driver strength support

This field describes if the target supports configurable driver strengths and its associated features.

Bit 0 when set to one indicates that the target supports configurable driver strength settings. If this bit is set to one, then the device shall support both the Nominal and Underdrive settings. If this bit is set to one, then the device shall power-on with a driver strength at the Nominal value. If this bit is cleared to zero, then the driver strength at power-on is undefined

Bit 1 when set to one indicates that the target supports the Overdrive 1 setting for use in the I/O Drive Strength setting.

Bit 2 when set to one indicates that the target supports the 18 ohm setting in Table 13 for use in the I/O Drive Strength setting.



Bits 3-7 are reserved.

#### Byte 170-171: Program page register clear enhancement tADL value

This field indicates the ALE to data loading time (tADL) in nanoseconds when the program page register clear enhancement is enabled. If the program page register clear enhancement is disabled, then the tADL value is as defined for the selected timing mode. This increased tADL value only applies to Program (80h) command sequences; it does not apply for Set Features, Copyback, or other commands.

#### Byte 208: Guaranteed valid blocks at beginning of target

This field indicates the number of guaranteed valid blocks starting at block address 0 of the target. The minimum value for this field is 1h. The blocks are guaranteed to be valid for the endurance specified for this area when the host follows the specified number of bits to correct in ECC information block 0.

#### Byte 209-210: Block endurance for guaranteed valid blocks

This field indicates the minimum number of program/erase cycles per addressable page/block in the guaranteed valid block area. This value requires that the host is using at least the minimum ECC correctability reported in ECC information block 0. This value is not encoded. If the value is 0000h, then no minimum number of cycles is specified, though the block(s) are guaranteed valid from the factory.

#### Byte 211-218: ECC information block 0

This block of parameters describes a set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set.

The device may report additional ECC information in the Parameter Page. The required ECC correctability is closely related to other device parameters, like the number of valid blocks and the number of program/erase cycles supported. The additional ECC information stored in the ECC information blocks allow the device to specify multiple valid methods for using the device. Bytes 211-218 provide one valid method (i.e. ECC information block 0) for using the device. Other methods can be specified in ECC information blocks 1-3 stored in Bytes 219-242

Byte 211: Number of bits ECC correctability. This field indicates the number of bits that the host should be able to correct per codeword. The codeword size is reported in byte 212. With this specified amount of error correction by the host, the target shall achieve the block endurance specified in bytes 215-216. When the specified amount of error correction is applied by the host and the block endurance is followed, then the maximum number of bad blocks specified in bytes 213-214 shall not be exceeded by the device. All used bytes in the page shall be protected by ECC including the spare bytes if the ECC requirement reported in byte 211 has a value greater than zero. When this value is cleared to zero, the target shall return valid data.

Byte 212: Codeword size. The number of bits of ECC correctability specified in byte 211 is based on a particular ECC codeword size. The ECC codeword size is specified in this field as a power of two. The minimum value that shall be reported is 512 bytes (a value of 9).

Byte 213-214: Maximum value of average bad blocks per LUN. This field contains the maximum number of average bad blocks that may be defective at manufacture and over the life of the device. The average bad blocks per LUN value can be determined by averaging the bad blocks per LUN for either the number LUNs per package or number of LUNs per target. The maximum rating assumes that the host is following the block endurance requirements and the ECC requirements reported in this ECC and endurance information block. If the value is 00h, then no maximum value of average bad blocks per LUN is specified.

Byte 215-216: Block endurance. This field indicates the maximum number of program/erase cycles per addressable page/block. This value assumes that the host is using the ECC correctability reported in byte 211. The block endurance is reported in terms of a value and a multiplier according to the following equation: value x 10multiplier. Byte 215 comprises the value. Byte 216 comprises the multiplier. For example, a block endurance of 75,000 cycles would be reported as a value of 75 and a multiplier of 3 (75 x  $10^{\circ}$ 3). The value field shall be the smallest possible; for example 100,000 shall be reported as a value of 1 and a multiplier of 5 (1 x  $10^{\circ}$ 5). If the value is 0000h, then no maximum number of cycles is specified.

#### Byte 219-226: ECC information block 1

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.



### Byte 227-234: ECC information block 2

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

#### Byte 235-242: ECC information block 3

This block of parameters describes an additional set of ECC and endurance information. The parameters are related, and thus the parameters are specified as a set. The layout is and definition for this block is equivalent to ECC information block 0. If this set of parameter is not specified, the block shall be cleared to 0h.

#### Byte 420-421: Vendor specific Revision number

This field indicates a vendor specific revision number. This field should be used by vendors to indicate the supported layout for the vendor specific Parameter Page area and the vendor specific feature addresses. The format of this field is vendor specific.

#### Byte 422-509: Vendor specific

This field is reserved for vendor specific use.

#### Byte 510-511: Integrity CRC

The Integrity CRC (Cyclic Redundancy Check) field is used to verify that the contents of the Parameter Page were transferred correctly to the host. The CRC of the Parameter Page is a word (16-bit) field. The CRC calculation covers all of data between byte 0 and byte 509 of the Parameter Page inclusive.

The CRC shall be calculated on byte (8-bit) quantities starting with byte 0 in the Parameter Page. The bits in the 8-bit quantity are processed from the most significant bit (bit 7) to the least significant bit (bit 0).

The CRC shall be calculated using the following 16-bit generator polynomial:

G(X) = X16 + X15 + X2 + 1

This polynomial in hex may be represented as 8005h.

The CRC value shall be initialized with a value of 4F4Eh before the calculation begins. There is no XOR applied to the final CRC value after it is calculated. There is no reversal of the data bytes or the CRC calculated value.

#### Byte 512-1023: Redundant Parameter Page 1

This field shall contain the values of bytes 0-511 of the Parameter Page. Byte 512 is the value of byte 0.

The redundant Parameter Page shall be stored in non-volatile media; the target shall not create these bytes by retransmitting the first 512 bytes.

# Byte 512xN - 512xN+511(ex. 512 - 1023): Redundant Parameter Page N (N = 1 to 31)

This field shall contain the values of bytes 0-511 of the Parameter Page. Byte 512xN is the value of byte 0.

The redundant Parameter Page shall be stored in non-volatile media; the target shall not create these bytes by retransmitting the first 512 bytes.

# 5.3.10. Read Status Enhanced

Read Status Enhanced function is used to check status of selected LUN and Plane specified by row address setting. Thus, the function requires row address setting steps before reading status value. Table 52 defines status values of each operation and Figure 61 defines Read Status Enhanced behavior and timings.

Table 52 Read Status Enhanced Definition for 78h

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected: "0" Not Protected: "1"
Block Erase	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Full Sequence Program	Pass/Fail	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache FSP	Pass/Fail for the current program	Pass/Fail for the previous program	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Ready/Busy for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Ready/Busy for Host	Write Protect

- 1) Pass/Fail for the program operation is the result of not page but FSP Unit basis.
- 2) During Block Erase or Full Sequence Program operation, DQ 0 is only valid when DQ 6 shows the Ready state.
- 3) During Cache Full Sequence Program operation, DQ 0 is only valid when DQ 5 shows the Ready state, and DQ 1 is only valid when DQ 6 shows the Ready state.



Figure 61. Read Status Timing

# 5.3.11. Read LUN #N Status Operation

Read LUN #N Status provides status value of each LUN without address setting. The function retrieves plane0 and plane1 status only. Table 53 defines the status values and Figure 62 defines Read LUN #N Status behavior and timings. N is LUN address.

Table 53 Read LUN #N Status Definition for Fnh

	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7
Definition of value	Pass : "0" Fail : "1"	Pass : "0" Fail : "1"	Reserved	Reserved	Reserved	Busy : "0" Ready : "1"	Busy : "0" Ready : "1"	Protected: "0" Not Protected: "1"
Block Erase	Pass/Fail for LUN#N	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Full Sequence Program	Pass/Fail for LUN#N	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache FSP	Pass/Fail for LUN#N current program	Pass/Fail for LUN#N previous program	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Ready/Busy for Host	Write Protect
Read	Not Use	Not Use	Not Use	Not Use	Not Use	Not Use	Ready/Busy	Write Protect
Cache Read	Not Use	Not Use	Not Use	Not Use	Not Use	Busy/Ready for Flash array	Ready/Busy for Host	Write Protect

- 1) Pass/Fail for the program operation is the result of not page but FSP Unit basis.
- 2) During Block Erase or Full Sequence Program Operation, DQ 0 is only valid when DQ 6 shows the Ready state.
- 3) During Cache Full Sequence Program operation, DQ 0 and DQ 1 are only valid when DQ 5 shows the Ready state.
- 4) 'n' of command "Fnh" is LUN address+1, and 'n' is from 1 to 2.




Figure 62. Read LUN#N Status Timing



# 5.4. Interleaving Operation

When multiple LUNs share a common CE, it provides interleaving operation among multiple LUNs.

At first, the host issues an operation command to one of the LUNs in the Target, say(LUN #M). The R/B pin appointed for the Target indicates that the Target goes into busy state.

During this time, the other LUN(s), say LUN #N, in the same Target is in ready state. So it can execute the operation command issued by the host.

After the execution of operation by LUN #M, it can execute another operation regardless of LUN #N.

Before that, the host shall check the status of LUN #M by issuing 78h/Fnh command.

Only when the status of LUN #M is in ready state, host can issue another operation command to the LUN #M.

If LUN #M is in busy state, the host shall wait for LUN #M to get into ready state.

Similarly, LUN #N can execute another operation after the completion of the previous operation The host can monitor the status of LUN #N by issuing 78h/Fnh command. When LUN #N goes ready state, host can issue another operation command to LUN #N.

If the number of LUNs in the Target is more than two, the interleaveing operation can be performed up to the number of LUNs in the Target with applying the same rule as described above.

See following sections for details.

- 1) During interleave operations, the following command input and operations are prohibited.
- 2) Command Input: 70h/71h/73h command input.
- 3) Operations: Random Cache Read, Multi Plane Cache Read, Multi Plane Random Cache Read, Cache Full Sequence Program and Multi Plane Cache Full Sequence Program, combination of these operations.

# 5.4.1. Interleaving Full Sequence Program Operation

Figure 63 defines general interleaving full sequence program sequence. Figure 64 defines example timing when the number of LUN is two.




Figure 63. General Inteleaveing Full Sequence Program Sequence




Figure 64. Example Timing with Interleaving Full Sequence Program

- **State A:** LUN #0 is executing Full Sequence Program operation and LUN #1 is in ready state. So the host can issue page read command to LUN #1.
- State B: Both LUN #0 and LUN #1 are executing Full Sequence Program operation .
- State C: Full Sequence Program on LUN #0 is completed, but Full Sequence Program operation on LUN #1 is still ongoing. And the system should issue 78h/F1h command to detect the status of LUN #0. If LUN #0 is ready, status DQ 6 is "1" and the system can issue another Full Sequence Program command to LUN #0.
- State D: Both of LUN #0 and LUN #1 are ready.

# NOTE:

According to the above process, the system can operate Full Sequence Program on LUN #0 and LUN #1 alternately.

# 5.4.2. Interleaving Page Read

Figure 65 defines general interleaving page read sequence. Figure 66 defines example timing when the number of LUN is two.




Figure 65. General Interleaving Page Read Sequence




Figure 66. Example Timing with Interleaving Page Read

- State A: LUN #0 is executing page read operation, and LUN #1 is in ready state. So the host can issue page read command to LUN #1.
- State B: Both LUN #0 and LUN #1 are executing page read operation.
- **State C**: Page read on LUN #0 is completed and LUN #1 is still executing page read operation. Before the host read the data, the host shall check the Ready/Busy status for LUN #0 by 78h/F1h commands. Host can read the data from the LUN #0 whose status indicates Ready state.
- **State D**: Page read on LUN#1 is completed. Before the host read the data, the host shall check the Ready/Busy status for LUN #1 by 78h/F2h commands. Host can read the data from the LUN #1 whose status indicates Ready state.

#### NOTE:

78h/F1h command is required to check the status of LUN #0. 78h/F2h command is required to check the status of LUN #1.

# 5.4.3. Interleaving Block Erase

Figure 67 defines general interleaving block erase sequence. Figure 68 defines example timing when the number of LUN is two.




Figure 67. General Interleaving Block Erase Sequence




Figure 68. Example Timing with Interleaving Block Erase

- **State A:** LUN #0 is executing block erase operation, and LUN #1 is in ready state. So the host can issue block erase command to LUN #1.
- $\textbf{State B}: \mbox{Both LUN \#0}$  and LUN #1 are executing block erase operation.
- State C: Block erase on LUN #0 is completed, but block erase on LUN #1 is still operating. And the system should issue 78h/F1h command to detect the status of LUN #0. If LUN #0 is ready, status DQ 6 is "1" and the system can issue another block erase command to LUN #0.
- State D: LUN #0 and LUN #1 are ready.

#### NOTE:

Depending on the above process, the system can operate block erase on LUN #0 and LUN #1 alternately.

# 5.4.4. Interleaving Multi Plane Full Sequence Program

Figure 69 defines general interleaving multi plane full sequence program. Figure 70 defines example timing when the number of LUN is two. Within the repeatable sequence in the following figure, the Page Select command (i.e 01h/02h/03h) shall be identical between planes.





Figure 69. General Interleaving Multi plane Full Sequence Program






Figure 70. Example Timing with Interleaving Multi Plane Full Sequence Program

- **State A:** LUN #0 is executing Multi Plane Full Sequence Program operation, and LUN #1 is in ready state. So the host can issue Multi Plane Full Sequence Program command to LUN #1.
- State B: Both LUN #0 and LUN #1 are executing Multi Plane Full Sequence Program operation.
- **State C**: Multi Plane Full Sequence Program on LUN #0 is completed and LUN #0 is ready for the next operation. LUN #1 is still executing Multi Plane Full Sequence Program operation.
- State  $\mathbf{D}$ : Both LUN #0 and LUN #1 are ready.

### NOTE:

According to the above process, the system can operate Multi Plane Full Sequence program on LUN #0 and LUN #1 alternately.

# 5.4.5. Interleaving Multi Plane Read

Figure 71 defines general interleaving multi plane read sequence. Figure 72 defines exampletiming when the number of LUN is two. Within the repeatable sequence in the following figure, the Page Select command (i.e 01h/02h/03h) shall be identical between planes.




Figure 71. General Interleaving Multi Plane Read




Figure 72. Example Timing with Interleaving Multi Plane Read

- **State A:** LUN #0 is executing Two-plane page read operation, and LUN #1 is in ready state. So the host can issue Two-plane page read command to LUN #1.
- State B: Both LUN #0 and LUN #1 are executing Two-plane page read operation.
- **State C**: Two-plane page read on LUN #0 is completed and LUN #0 is ready for the next operation. LUN #1 is still executing Two-plane page read operation.
- State D: Both LUN #0 and LUN #1 are ready.

- 1) 78h/F1h command is required to check the Read status of LUN #0.
- 2) 78h/F2h command is required to check the Read status of LUN #1.
- 3) Depending on the above process, the system can operate two-plane page read on LUN #0 and LUN #1 alternately.

# 5.4.6. Interleaving Multi Block Erase

Figure 73 defines general interleaving multi block erase sequence. Figure 74 defines example timing when the number of LUN is two.




Figure 73. General Interleaving Multi Block Erase Sequence




Figure 74. Example Timing with Interleaving Multi Block Erase

**State A:** LUN #0 is executing Multi Block Erase operation, and LUN #1 is in ready state. So the host can issue Multi Block Erase command to LUN #1.

State B : Both LUN #0 and LUN #1 are executing Multi Block Erase operation.

**State C**: Multi Block Erase on LUN #0 is completed and LUN #0 is ready for the next operation. LUN #1 is still executing Multi Block Erase operation.

State D: Both LUN #0 and LUN #1 are ready.

- 1) 78h/F1h command is required to check the status of LUN #0 to issue the next block erase command to LUN #0.
- 2) 78h/F2h command is required to check the status of LUN #1 to issue the next block erase command to LUN #1.
- 3) According to the above process, the system can operate multi block erase on LUN #0 and LUN #1 alternately.

# 5.4.7. Interleaving Full Sequence Program to Read

Figure 75 defines general interleaving full sequence program to read sequence. Figure 76 defines example timing when the number of LUN is two.




Figure 75. General Interleaving Full Sequence Program to Read




Figure 76. Example Timing with Interleaving Full Sequence Program to Read

- State A: LUN #0 is executing Full Sequence Program peration, and LUN #1 is in ready state. So the host can issue read command to LUN #1.
- State B: Both LUN #0 is executing Full Sequence Program operation and LUN #1 are executing read operation.
- **State C**: Read Operation on LUN #1 is completed and LUN #1 is ready for the next operation. LUN #0 is still executing Full Sequence Program operation.
- **State D**: Both LUN #0 and LUN #1 are ready.

#### NOTE:

- 1) 78h/F1h command is required to check the status of LUN #0 to issue the next block erase command to LUN #0.
- 2) 78h/F2h command is required to check the status of LUN #1 to issue the next block erase command to LUN #1.
- 3) According to the above process, the system can operate Full Sequence Program to read on LUN #0 and LUN #1 alternately.




# 6. APPLICATION NOTES AND COMMENTS

(1) Prohibition of unspecified commands

Input of a command other than those specified in this document is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

- (2) Restriction of commands while in the Busy state
  - During the Busy state, do not input any command except 70h, 71h, 73h, 78h, Fnh and FFh.
- (3) Acceptable commands after Serial Input command "80h"

Once the Serial Input command "80h" has been input, do not input any command other than the Lower Page Select "01h", Middle Page Select "02h", Upper Page Select "03h", Random Data Input command "85h", Full Sequence Program command "1Ah", Multi Plane Program command "11h", Cache Program command "15h" or the Reset command "FFh" until Full Sequence Program command "10h" is input.



(4) Addressing for program operation

WL 255

Within a block, the WLs must be programmed consecutively from the LSB (least significant bit) WL of the block to MSB (most significant bit) WL of the block. Random WL address programming is prohibited.


#### From the LSB WL to MSB WL

DATA IN: Data(1) → Data(768)

# WL 0 Data(1), (2), (3) WL 1 Data(4), (5), (6) WL 2 Data(7), (8), (9) WL 31 Data(94), (95), (96)


Data(766), (767), (768)


#### Ex.) Random WL program (Prohibition)





#### (5) Programming failure







If the programming result for address M is Fail, do not try to program the pages to address N in another block without the data input sequence. Because the previous input data has been lost, the same input sequence of 80h command, address and data is necessary.


#### (6) $RY/\overline{BY}$ : termination for the Ready/Busy pin $(RY/\overline{BY})$

A pull-up resistor needs to be used for termination because the  $RY/\overline{BY}$  buffer consists of an open drain circuit.




This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.






(7) When six address cycles are input

Although the device may read in a sixth address, it is ignored inside the chip.





Ignored


(8) Several programming cycles on the same page (Partial Page Program) This device does not support partial page programming.

Address input

Data input

#### (9) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



At the time of shipment, the bad block information is marked on each bad block

Check if the device has any bad blocks after installation into the system. Refer to the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the bit lines by select gates.

Refer to Table 1 for the number of valid blocks over the device lifetime.

#### (10) Failure phenomena for Erase, Program and Read operations

The device may fail during Erase, Program or Read operation. The following possible failure modes shall be considered.


FAILURE MODE	DETECTION AND COUNTERMEASURE SEQUENCE		
Erase Failure	Status Read after Erase → Block Replacement		
Programming Failure	Status Read after Program → Block Replacement		
Read Failure	Correctable Bit Error → ECC Uncorrectable Error → Block Replacement ECC: Error Correction Code 120 bits correction per 1024Bytes is necessary.		

#### Erase

When an error occurs during an Erase operation, the block shall be treated as a bad block by creating a table within the system or by using another appropriate scheme. Further the bad block shall not be erased or programed.

#### Program

When an error occurs during an Program operation, the block shall be treated as a bad block by creating a table within the system or by using another appropriate scheme. Further the bad block shall not be erased or programed.



#### Read

If uncorrectable ECC error occurs, the vendor specified read shall be applied in the host system. Afterwards, if the uncorrectable ECC error still occurs, Block Replacement shall be done in the host system. For the details of the vender specified read, please refer to TOSHIBA's application note.

#### Others

Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.

(11) If FF reset command is input before completion of write operation to FSP Unit, it causes damage to data to all the pages in the FSP Unit.

	WL Address for each Full Sequence Program Unit		
FSP Unit Number	LSB Page (01h)	CSB Page (02h)	MSB Page (03h)
1	0	0	0
2	1	1	1
3	2	2	2
4	3	3	3
5	4	4	4
6	5	5	5
7	6	6	6
8	7	7	7
9	8	8	8
10	9	9	9
11	10	10	10
12	11	11	11
13	12	12	12
14	13	13	13
15	14	14	14
:	:	:	
:	:	i	•

	WL Address for each Full Sequence Program Unit		
FSP Unit Number	LSB Page (01h)	CSB Page (02h)	MSB Page (03h)
:		:	:
:			•
242	241	241	241
243	242	242	242
244	243	243	243
245	244	244	244
246	245	245	245
247	246	246	246
248	247	247	247
249	248	248	248
250	249	249	249
251	250	250	250
252	251	251	251
253	252	252	252
254	253	253	253
255	254	254	254
256	255	255	255

#### (12) Reliability Guidance

This reliability guidance is intended to notify some guidance related to using TLC Flash Memory with 120bit ECC for each 1024bytes.

For detailed reliability data, please refer to TOSHIBA's reliability note.

Although random bit errors may occur during use, it does not necessarily mean that a block is bad.

Generally, a block should be marked as bad when a program status failure or erase status failure is detected. The other failure modes may be recovered by a block erase.

ECC treatment for read data is mandatory due to the following Data Retention and Read Disturb failures.


### · Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, WL or block, and are detected by doing a status read after either a program or a block erase operation. The cumulative bad block count will increase along with the number of write/erase cycles.

#### · Data Retention

The data in memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again.

Here is the combined characteristics image of Write/Erase Endurance and Data Retention.



Write/Erase Endurance [Cycles]



#### · Read Disturb

A read operation may disturb the data in memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again.


#### (13) Randomizing function

Controller shall employ randomizing function. All the columns within a page and across all pages within a block shall be filled with randomized data at programming. The randomized data for a block shall be differentiated by each programming and erase cycle.




# 7. PACKAGE DIMENSIONS

#### 7.1. TH58TFT0T23BA4K / TH58TFT1T23BA8K





## 7.2. TH58TFT2T23BA8J





# 8. Revision history

Date	Rev.	Description
2016-07-06	0.1	Initial issue
2017-03-01 0.2		Executed miscellaneously amendments.
2011 00 01 0.2	Amended 2 <sup>nd</sup> data on Table 39.	
	Added t <sub>CDQSS</sub> in Figure 23.	
	Added items related ODT function.	
2017-03-09 0.3		Executed miscellaneously amendments.
2017 00 00 0.0		Added WL definition and changed page definition in 1.2, as the FSP unit is WL but not page. Update is
		excuted in corresponding contents, Figures, Tables and Notes.
		Unified the line setting for all the table except Table 24 and Table 25.
	Unified the formatting of the pins and symbols, pins like V <sub>PP</sub> , Vcc, VccQ, V <sub>REF</sub> , and timing symbol like	
	I <sub>CC1/2/3</sub> , t <sub>PROG</sub> , and other symbols like V <sub>OH</sub> ,	
	Amended description of "NAND" to "Flash Memory". Deleted the 'Driven by NAND' description in Figure	
	10, Figure 24, Figure 25, Figure 26, Figure 27 and Figure 30.	
		Amended the contents descriptions in 3, 4.2, 5.2.1, 5.2.4 and 5.3.5.
	Added 71h/73h in Figure 27.	
		Updated Figure 58.
		Amended Vcc to VccQ in (6) of chapter 6.
2017-03-31 0.4	Amended definition for LUN and Block address range on Table 24, ,and portion of parameter value on	
		Table 51.
		Updated the Figure in (4) of chapter 6 about the addressing for program operation, and Table 49
2017-04-28 0.5	0.5	Updated 'TOSHIBA' to 'TOSHIBA MEMORY'.
		Updated the description of the first valid block in NOTE 2) of Table 1.
		Updated the BGA top view in 2.1.
		Updated the block diagram in 2.3.
		Updated CE pins in 2.4.
		Updated Figure 15 Target Organization in chapter 3.
		Updated Table 25 blocks arrangement in 3.1.2.
		Updated the description of t <sub>DCBSYW3</sub> for cache/ non-cache program operation in Table 30.
		Removed the description of one page program operation in NOTE 3) of Table 30.
		Updated the package dimensions in chapter 7.
		Typo correction.
2017-05-25	0.6	Amended the description of package weight in Table 1.
		Amended the unit of t <sub>DCBSYW2</sub> in Table 30.
		Updated the description of Cache Read in 5.2.2.
		Updated the description of Multi Plane Full Sequence Program Operation in 5.3.5.
		Updated the description of Redundant Parameter Page in 5.3.9.
		Amended the title of (10) of chapter 6.
2017-09-15	1.0	Replaced all TBD and TENTATIVE to specification values.
		Updated "RESTRICTIONS ON PRODUCT USE".
		Amended the range of maximum data transfer rate in Table 8.
		Updated the description of maximam of IPP in Table 9 and Table 10.
		Amended timing symbol t <sub>DQSQ</sub> and t <sub>DQSRE</sub> in Figure 24 Basic Data Output Timing.
		Updated Figure 31 and Figure 32 Page Read Operation.
		Amended Figure 33 and Figure 34 FSP Operation with adding RE/RE signals.
		Typo correction.
	İ	



# **RESTRICTIONS ON PRODUCT USE**

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
  EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
  MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
  ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
  limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
  automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
  safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
  PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
  TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
  limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
  technology products (mass destruction weapons). Product and related software and technology may be controlled under the
  applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
  U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
  except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of
  Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled
  substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
  OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.