
#### **RS** latch




Beware of the feedback!

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

40

## **RS** latch




• When R=0, S=1

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

#### **RS** latch




• When R=1, S=0

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

4

## **RS** latch




■ When R=0, S=0, and Q was 0

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

#### **RS** latch




• When R=0, S=0, and Q was 1

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

44

## **RS** latch




• What happens if R=S=1

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

#### **D** latch




• Note that we have an RS latch in the back-end of this design

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

46


### **D** latch




- Note that R, S inputs always get opposite values when C=1
- When C=0, S=R=0 ⇒ RS latch remembers the previous value


CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh





# D flip-flop (D-FF)



- Two cascaded D latches; C input of the second is inverted
- This is a negative edge triggered D-FF

CS/CoE1541: Intro. to Computer Architecture

University of Pittsburgh

