
ASE 2018


CANAL: A Cache Timing Analysis Framework via LLVM Transformation

Chungha Sung | Brandon Paulsen | Chao Wang



Software verification & analysis







Checking Functional properties

Ex) assert(x > 1);

Software verification & analysis









Non-functional Properties e.g. Cache behavior

Ex)
The number of cache misses?

Software verification & analysis









You'd have to change each of these tools to model cache behavior

CANAL



- 1. Now, cache (and other non-functional) properties can be handled by existing verifiers
- 2. General (not tool-specific) cache modeling framework

Overview



Code instrumentation

```
T = Y;
(Inserted function calls below)
__CSIM_Load(address set of "Y", address tags of "Y");
__CSIM_Store(address set of "T", address tags of "T");
```

Code instrumentation is done at the LLVM-Bitcode level

Outline


- Motivation
- Code Instrumentation
- Usages
 - Use CANAL <u>as a simulator (omitted)</u>
 - Use CANAL with <u>Symbolic execution tool</u>
 - Use CANAL with <u>Static analysis tool</u>
 - Use CANAL with <u>Software verification tool</u>
- Conclusion

Usage 1 – Symbolic execution tool



Instrumented LLVM Bitcode

Symbolic execution tools (e.g Klee)



Check if there exist two inputs that lead to different cache stats (Side-channel leakage)

```
klee_make_symbolic(&input1);
klee_make_symbolic(&input2);
__CSIM_init_cache();
call_program1(input1);
h1 = __CSIM_num_hit;
m1 = __CSIM_num_miss;
__CSIM_init_cache();
call_program1(input2);
h2 = __CSIM_num_hit;
m2 = __CSIM_num_miss;
assert(h1 == h2 \&\& m1 == m2);
```

Define symbolic inputs

```
klee_make_symbolic(&input1);
klee_make_symbolic(&input2);
__CSIM_init_cache();
call_program1(input1);
h1 = __CSIM_num_hit;
m1 = __CSIM_num_miss;
 _CSIM_init_cache();
call_program1(input2);
h2 = __CSIM_num_hit;
m2 = __CSIM_num_miss;
assert(h1 == h2 \&\& m1 == m2);
```

Input 1

h2 = __CSIM_num_hit;

m2 = CSIM num miss;

assert(h1 == h2 && m1 == m2);

```
klee_make_symbolic(&input1);
klee_make_symbolic(&input2);

__CSIM_init_cache();

call_program1(input1);
h1 = __CSIM_num_hit;
m1 = __CSIM_num_miss;

__CSIM_init_cache();

call_program1(input2);
Run program and get cache stats
```

Input 2

m2 = __CSIM_num_miss;

assert(h1 == h2 && m1 == m2);


```
klee_make_symbolic(&input1);
klee_make_symbolic(&input2);
  _CSIM_init_cache();
call_program1(input1);
h1 = __CSIM_num_hit;
m1 = __CSIM_num_miss;
  CSIM_init_cache();
                                 Cache status initialization
call_program1(input2);
h2 = __CSIM_num_hit;
                                 Run program and get cache stats
```

```
klee_make_symbolic(&input1);
klee_make_symbolic(&input2);
  _CSIM_init_cache();
call_program1(input1);
h1 = \__CSIM_num_hit;
m1 = __CSIM_num_miss;
  _CSIM_init_cache();
call_program1(input2);
h2 = \__CSIM_num_hit;
m2 = CSIM num miss;
```

assert(h1 == h2 && m1 == m2);

Check stats are the same

Usage 2 – Software verification tool





Instrumented LLVM Bitcode

Software verification tool (e.g SMACK)



Check if a memory read or write always leads to cach hit/miss (MUST hit/miss analysis)

```
if (cond)
    buffer[0] = 1;
else
    buffer[16] = 1;

x = buffer[2];

h = __CSIM_Load_ret;

assert (h == true);
```

Check: Read of buffer[2] always leads to cache hit?

```
if (cond)
    buffer[0] = 1;
else
    buffer[16] = 1;

x = buffer[2];

h = __CSIM_Load_ret;
```

assert (h == true);

buffer[0] and buffer[16] are in different cache line

```
if (cond)
    buffer[0] = 1;
else
    buffer[16] = 1;
```

```
x = buffer[2];
```

```
h = __CSIM_Load_ret;
assert (h == true);
```

buffer[2] will be the first cache line access when the branch was not taken.

```
if (cond)
    buffer[0] = 1;
else
    buffer[16] = 1;


x = buffer[2];

h = __CSIM_Load_ret;
assert (h == true);
```

Read the cache status of the last Load/Store operation

Usage 3 – Static analysis tool





Instrumented LLVM Bitcode

Static analysis tool (e.g Crab-llvm)



Compute invariants over cache stats (e.g., min/max of cache hits/misses)

Usage 3 – Static analysis tool (Con'd)

```
if (cond)
  buffer[0] = 1;
else
  buffer[16] = 1;
buffer[2] = 1;
s_h = __CSIM_num_Store_hit;
s_m = __CSIM_num_Store_miss;
assert (s_h > 1);
assert (s_m < 3);
assert (s_h + s_m == 2);
```

Usage 3 - Static analysis tool (Con'd)

```
buffer[0] = 1;
else
   buffer[16] = 1;

buffer[2] = 1;

s_h = __CSIM_num_Store_hit;
s_m = __CSIM_num_Store_miss;

assert (s_h > 1);
assert (s_m < 3);
assert (s_h + s_m == 2);</pre>
```

if (cond)

Check invariants over the number of cache hits and misses.

Conclusions

- Proposed a unified framework for modeling cache behaviors through LLVM-transformation
- CANAL can be used as a simulator without losing accuracy
- CANAL can be used tougher with various software verification tools

Thank you!

https://github.com/canalcache/canal