## Modular Verification of Interrupt-Driven Software

Chungha Sung | Markus Kusano | Chao Wang
University of Southern California | Virginia Tech











Interrupt-driven
Software







## **Verification of Interrupts?**


#### Without verification



With verification



## **Verification of Interrupts?**



#### **Prior Works**

Testing – Hard to explore all possible combinations

ex) [Regehr *ICES 2005*] [Wang et al. *ISSTA 2017*]

Bounded Model Checking - Cannot prove validity of assertions

ex) [Kroening et al. DATE 2015]

Cannot provide proof!

#### **Our Approach**


 Abstract interpretation – good for obtaining proofs

[Cousot & Cousot POPL 1977]

Modular analysis – Only for thread behavior

ex) [Miné *VMCAI 2014*] [Kusano & Wang *FSE 2016/2017*]

## Behavior of Interrupts



#### **Behavior of Interrupts**

#### **Under thread behavior**

```
T1() {
    a = 1;
    x = a;
    };
};
```

#### **Under interrupt behavior (T1's priority > T2' priority)**

#### **Outline**

#### **Motivation**

#### Contribution

(The first modular verification method for interrupt-driven software)

#### Experiments

#### Conclusion

#### **Overview**




Modular analysis

Data-flow feasibility based on interrupt behavior


Modular analysis for interrupts

More accurate!!

#### **Overview**



## **Feasibility Checking**



#### Priority: L < H

```
Irq_L() {
    x = 1;
};
```

```
Irq_H() {
    x = 0;
    assert(x == 0);
};
```

Priority: L < H

Thread behavior: The assertion can be violated!

Priority: L < H

```
Irq_L() {
    x = 1;
    x = 0;
};
```

Interrupt behavior: The assertion holds!

#### Priority: L < H


Priority: L < H

Thread behavior: The assertion can be violated!

Priority: L < H

Thread behavior: The assertion can be violated!

Interrupt behavior: The assertion can be violated as well!



#### Priority: L < H

Priority: L < H

Thread behavior: The assertion can be violated!


Priority: L < H

Interrupt behavior: The assertion holds!


## Summary

	Thread behavior (Existing)	Interrupt behavior (Our approach)
Example1	Warning	<u>Proof</u>
Example2	Warning	Warning
Example3	Warning	<u>Proof</u>

#### **Implementation**




#### **Implementation**



## **Program Analysis in Datalog**

[Whaley & Lam, 2004] [Livshits & Lam, 2005]



## What is Datalog?

Declarative language for deductive databases [Ullman 1989]

#### **Facts**

parent (bill, mary) parent (mary, john)

#### Rules

ancestor (X, Y) ← parent (X, Y) ancestor (Z, Y) ← parent (X, Z), ancestor (Z, Y)

New relationship: ancestor (bill, john)

NoPreempt (s1, s2) <- Pri(s1, p1) & Pri(s2, p2) & (p2 ≥ p1)



NoPreempt  $(x=1, x==0) < -Pri(x=1, L) & Pri(x==0, H) & (H \ge L)$ 

```
Irq_L() {
    x = 1;
};

Dominate
x = 0;
x
```

CoverdLoad(I) <- Load(I, v) & Store (s, v) & Dom (s, I)



CoveredLoad(x==0) <- Load(x==0) & Store(x=0) & Dom(x=0, x==0)

MustNotReadFrom(I, s) <CoveredLoad(I) & NoPreempt (s, I) for the same variable



MustNotReadFrom(x==0, x=1) <-CoveredLoad(x==0) & NoPreempt (x=1, x==0) for x

NoPreempt (s1, s2) <- Pri(s1, p1) & Pri(s2, p2) & (p2 ≥ p1)



**NoPreempt**  $(x==0, x=1) \leftarrow Pri(x==0, L) \& Pri(x=1, H) \& (H \ge L)$ 

```
Irq_L() {
    assert(x == 0);
};
    Irq_H() {
    if (...)
    Post-dominate
    x = 0;
};
```

InterceptedStore(s1) <- Store(s1, v) & Store(s2, v) & PostDom(s1, s2)




InterceptedStore(x=1) <- Store(x=1) & Store(x=0) & PostDom(x=0, x=1)

MustNotReadFrom(I, s) <InterceptedStore(s) & NoPreempt(I, s) for the same variable




MustNotReadFrom(x==0, x=1) <InterceptedStore(x=1) & NoPreempt(x==0, x=1) for x

#### **Implementation**



## **Feasibility Check**




Summary		
Num. of Benchmarks	35	
Total LOC	22,541 lines	
Total number of pairs	5,116	
Number of filtered pairs	3,560	
Analysis time	<u>64.21 s</u>	


#### Comparison

 Bounded Model Checking for interrupts [Kroening et al. DATE 2015]


 Modular analysis for threads [Miné VMCAI 2014]



Number of warnings & proofs w.r.t each method



Number of warnings & proofs w.r.t each method



Number of warnings & proofs w.r.t each method

#### Conclusions

- Proposed the first modular static analysis method for sound verification of interruptdriven software
- Precisely identified infeasible data flows between interrupts with a declarative interrupt model
- Showed significant precision and performance improvements

# Thank you!

https://github.com/chunghasung/intabs