
# **Bits of Architecture**

Tracing RISC-V Instructions


#### **Our Processor**





#### Which Instructions Do We Support?


- Memory Instructions
  - Store Word (**sw**)
  - Load Word (**lw**)
- Some arithmetic/logical operations
  - add, sub, and, and or
- Conditional Branch
  - beq


## **Store Word (sw)**



















### Load Word (lw)






















#### **Arithmetic Operations**














## **Conditional Branch (beq)**

