# Core C++ **2021**






# Design Patterns for Hardware Packet Procesing on FPGAs

Haggai Eran



#### TL;DR

- C++ for FPGA hardware design
- Packet processing example
- Design patterns and building blocks library



H. Eran, L. Zeno, Z. István and M. Silberstein,

"Design Patterns for Code Reuse in HLS Packet Processing Pipelines,"

2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2019












#### Motivation: end of Dennard Scaling

48 Years of Microprocessor Trend Data











# Accelerators & heterogenous computing






Cloud TPU v3














### Network packet processing & FPGAs

- High-throughput
- Low latency
- Predictability
- Flexibility

#### E.g.

AccelNet on Microsoft Azure
 [Firestone et al. NSDI'18]



# Network packet processing on FPGAs programming alternatives

Efficiency/ expressiveness

Simplicity

Register Transfer Language (RTL)



High-level synthesis

Domain specific languages



# High-level synthesis (HLS)

High-level code (C/C++/OpenCL)

RTL (Verilog)

FPGA bitstream



- Reuse a design on different hardware
- Rapid simulations
- Design space exploration

**SYNOPSYS®** 

Symphony C









Stratus



# Why is it hard to build an HLS networking lib?

- Only a subset of C++ is synthesizable.
  - No virtual functions
  - No dynamic memory allocation
  - No casting pointers
- Vivado HLS 2018.2 supports C++11
- Strict interfaces and patterns for performance.

#### In this talk

- Vivado HLS background
- Legacy HLS how others have used HLS for high-performance networking, limiting reuse
- ntl template library for HLS packet processing and methodology used to develop it
- Quantitative comparison

# Vivado HLS's dataflow optimization


```
void top (a,b,c,d) {
...
func_A(a,b,i1);
func_B(c,i1,i2);
func_C(i2,d)

return d;
}
```

# Vivado HLS's dataflow optimization

```
void top (a,b,c,d) {
...
func_A(a,b,i1);
func_B(c,i1,i2);
func_C(i2,d)

return d;
}
```



### Vivado HLS's dataflow optimization


Figure 64: Dataflow Optimization

#pragma HLS dataflow

```
void top (a,b,c,d) {
...
func_A(a,b,i1);
func_B(c,i1,i2);
func_C(i2,d)


return d;
}

func_C
```



# Vivado HLS's pipeline optimization

$$y = (a \times x) + b + c$$



# Vivado HLS's pipeline optimization

$$y = (a \times x) + b + c$$





Figure 2-9: FPGA Implementation of a Compute Function

# Legacy HLS methodology


# Legacy HLS - how is HLS used for packet processing?

#### Data-flow design


- A fixed graph of independent elements
- Operate on data when inputs are ready
- Examples: [Blott '13], [XAPP1209 '14], [Sidler '15], ClickNP [Li '16].



# Running example: UDP stateless firewall



#### Packet interface: flits




# Legacy HLS: data-flow in Vivado HLS

```
struct axi data {
                                         Describe arbitrary precision
                                         integers.
         ap uint<256> data;
         ap uint<32> keep;
         ap uint<1> last;
                                                Synthesized as FIFO.
};
typedef hls::stream<axi_data> axi_data_stream;
typedef hls::stream<ap_uint<1>> bool_stream;
```

# Legacy HLS: data-flow in Vivado HLS

```
void firewall_top(axi_data_stream& in, bool_stream& classify_out);
```

Passing by reference synthesizes a bus interface; direction is inferred



# Legacy HLS: data-flow in Vivado HLS

```
void firewall top(axi data stream& in, bool stream& classify out)
                               Compiler directive for the data-flow optimization
#pragma HLS dataflow
    static hls::stream<hash tag> lookups;
                                                          static used to describe the
                                                          module's internal state
    parser(in, lookups);
    hash table(lookups, classify_out /* ... */);
    Function invocation = hardware module instantiation
                                                                classify out
                                lookups
                Header parser
                                              Hash table
```

# Legacy HLS: simple parser state-machine

•••

```
void parser(axi data stream& in, hls::stream<hash tag>& out)
                                     Accept the next flit while processing previous ones
#pragma HLS pipeline
    static enum { IDLE, FIRST, REST } state = IDLE;
    static hash tag ret;
                                                                  Where we are
                                                                 within the packet
                             Output may be built
    axi data flit;
                             over multiple
                             invocations
```

# Legacy HLS: simple parser state-machine

```
void parser(axi_data_stream& in, hls::stream<hash_tag>& out) {
    switch (state) {
                                                    First flit of the packet
    case IDLE:
         if (in.empty() || out.full())
                                                    Check for available inputs,
                                                    output space
             return;
                                                    Update internal state from
         in.read nb(flit);
                                                    input
         ret = extract_headers_flit1(flit);
         state = flit.last ? IDLE : FIRST;
                                                    Output
         if (flit.last)
             out.write nb(ret);
         break;
```

# Legacy HLS: issues

- Static variables make it difficult to reuse code
- Limited use of classes
- Repetitive code handling streams



There are three great virtues of a programmer: **Laziness**, Impatience and Hubris.

**Larry Wall** 

Creator of the Perl programming language

# ntl HLS methodology

### How to build reusable data-flow element pattern?

- Basic elements
  - C++ objects for each data-flow element
  - State kept as member variables
  - step() method implements functionality
  - Inline methods embedded in the caller
  - All interfaces are hls::stream (members/parameters)
- Reuse with customization via function objects / lambdas
- Composed through aggregation: reusable sub-graph.

# Networking Template Library (nt1)

Class library of packet processing building blocks.

Category	Classes
Header processing elements	pop/push_header, push_suffix
Data-structures	array, hash_table
Scheduler	scheduler
Basic elements	map, scan, fold, dup, zip, link
Specialized stream wrappers	<pre>pack_stream, pfifo, stream<tag></tag></pre>
Control-plane	gateway

# Networking Template Library (nt1)

Class library of packet processing building blocks.

Category	Classes
Header processing elements	pop/push_header, push_suffix
Data-structures	array, hash_table
Scheduler	scheduler
Basic elements	map, scan, fold, dup, zip, link
Specialized stream wrappers	<pre>pack_stream, pfifo, stream<tag></tag></pre>
Control-plane	gateway


# Example: scan and fold

Common operators in functional and reactive programming.

Reduce boilerplate hls::stream handling

fold.step(input, plus())

# Fold & scan usage: parser example



#### Parser class with ntl

```
Compiler synthesizes the
class parser {
                                                          module from the step function
public:
    void step(axi_data_stream& in);
                                                          We can instantiate output
                                                          FIFO within the class to
    hls::stream<hash tag> out; -
                                                          simplify its use
private:
                                                          Instantiate sub-modules
    ntl::enumerate<ntl::axi data> enum;
    extract metadata extract;
};
```

# Parser step function

```
void parser::step(axi_data_stream& in)
{
#pragma HLS dataflow
    _enum.step(in);
    _extract.step(_enum.out);
    ntl::link(_extract.out, out);
}
```


# Top function wrapper

# Pipeline dependencies

```
#pragma HLS pipeline
      if (out.full())
Dependency
           return;
      auto ret = N_cycle_computation(...)
      out.write nb(ret);
  Check
                 Computation
                                       Write
           Check
                           Computation
                                                 Write
```

## Pipeline dependencies

#pragma HLS pipeline



# Programmable-threshold FIFO

hls::stream replacement



## Programmable-threshold FIFO

```
template <typename T, size t stream depth>
class programmable fifo {
public:
    bool write nb(const T& t);
    bool read nb(T& t);
                                         Use compiler directive to
                                         inline into callers
    bool full();
    bool empty();
private:
    /* producer and consumer state */
    hls::stream<T> stream;
```

#### **Evaluation**

- How does nt1 compare against legacy HLS, P4?
- Can we build a relatively complex application with nt1?

#### Targeting Mellanox Innova Flex SmartNIC

- Xilinx Kintex UltraScale XCKU060 FPGA
- 216.25 MHz clock rate

Use on-chip hash-table to classify packets.

	Thpt.	Latency	LUTs	FFs	BRAM	LoC
HLS/nt1	72 Mpps	25 cycles	5296	7179	12	218
HLS legacy	72 Mpps	16 cycles	4087	4287	12	593
P4 (SDNet 2018.2)	108 Mpps	211 cycles	34531	49042	193	92

Use hash-table to classify packets.

All exceed line rate (59.5 Mpps)

	Thpt.	Latency	LUTs	FFs	BRAM	LoC
HLS/nt1	72 Mpps	25 cycles	5296	7179	12	218
HLS legacy	72 Mpps	16 cycles	4087	4287	12	593
P4 (SDNet 2018.2)	108 Mpps	211 cycles	34531	49042	193	92

Use hash-table to classify packets.

x2.7 less lines of code compared to legacy


	Thpt.	Latency	LUTs	FFs	BRAM	LoC
HLS/nt1	72 Mpps	25 cycles	5296	7179	12	218
HLS legacy	72 Mpps	16 cycles	4087	4287	12	593
P4 (SDNet 2018.2)	108 Mpps	211 cycles	34531	49042	193	92

Use hash-table to classify packets.

	Thpt.	Latency	LUTs	FFs	BRAM	LoC
HLS/nt1	72 Mpps	25 cycles	5296	7179	12	218
HLS legacy	72 Mpps	16 cycles	4087	4287	12	593
P4 (SDNet 2018.2)	108 Mpps	211 cycles	34531	49042	193	92

ntl requires more LoC, but improves latency & area

# A Key-Value Store Cache




Eran, H., Zeno, L., Tork, M., Malka, G., & Silberstein, M. NICA: An infrastructure for inline acceleration of network applications. In 2019 USENIX Annual Technical Conference (USENIX ATC 19).

### Key-value store cache

Processes 16-byte GET hits at 40.3 Mtps.

For 75% hit rate: 9× compared to CPU-only.

Uses: hash tables, header processing, scheduler, control plane, programmable FIFOs, ...



#### More information & related work

#### For more information

- Our paper: <u>Design Patterns for Code Reuse in HLS Packet Processing</u>
   <u>Pipelines</u>, FCCM '19.
- <u>Productive parallel programming for FPGA with HLS</u>, Johannes de Fine Licht and Torsten Hoefler, ETH.
- Xilinx's <u>Introduction to FPGA Design with Vivado High-Level Synthesis</u> and <u>Vivado Design Suite User Guide – High-Level Synthesis</u>

#### Related work

- https://github.com/Xilinx/HLS\_packet\_processing
   Xilinx (unofficial) packet processing library builds parsers with boost::mpl.
- Module-per-Object: a human-driven methodology for C++-based high-level synthesis design, Silva et al., FCCM '19.

#### Conclusion

What does it take to write packet processing hardware in C++ HLS?

Try out nt1: <a href="https://github.com/acsl-technion/ntl">https://github.com/acsl-technion/ntl</a>



Thank you!

Questions?