Skip to content
View CoreSemi's full-sized avatar
Block or Report

Block or report CoreSemi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. jcore-cpu jcore-cpu Public

    Forked from j-core/jcore-cpu

    J-Core J2/J32 5 stage pipeline CPU core

    VHDL 7 1

  2. jcore-jx jcore-jx Public

    Forked from j-core/jcore-jx

    The J-Core Jx Platform board hardware.

    4 2

  3. jcore-soc jcore-soc Public

    Forked from j-core/jcore-soc

    J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.

    VHDL 7 2

  4. gnss-baseband gnss-baseband Public

    Forked from j-core/gnss-baseband

    Baseband Receiver IP for GPS like DSSS signals

    VHDL 66 18