All Programmable 7 Series Product Selection Guide







Spartan-7 FPGAs

Spartan®-7 FPGAs

I/O Optimization at the Lowest Cost and Highest Performance-per-Watt

			1/0 Optimization at the Lowest Cost and Highest Ferformance per Watt								
		Part Number	XC7S6	XC7S15	XC7S25	XC7S50	XC7S75	XC7S100			
		Logic Cells	6,000	12,800	23,360	52,160	76,800	102,400			
Logic Resources		Slices	938	2,000	3,650	8,150	12,000	16,000			
		CLB Flip-Flops	7,500	16,000	29,200	65,200	96,000	128,000			
	Max.	Distributed RAM (Kb)	70	150	313	600	832	1,100			
Memory Resources	Block RAM/FIFO	D w/ ECC (36 Kb each)	5	10	45	75	90	120			
		Total Block RAM (Kb)	180	360	1,620	2,700	3,240	4,320			
Clock Resources	Clock Mgmt Ti	les (1 MMCM + 1 PLL)	2	2	3	5	8	8			
1/O Bassana	Max.	Single-Ended I/O Pins	100	100	150	250	400	400			
I/O Resources	Max	. Differential I/O Pairs	48	48	72	120	192	192			
		DSP Slices	10	20	80	120	140	160			
Embedded Hard IP Resources	Analog Mixed	d Signal (AMS) / XADC	0	0	1	1	1	1			
	Configuration	on AES / HMAC Blocks	0	0	1	1	1	1			
		Commercial Temp (C)	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2			
Speed Grades		Industrial Temp (I)	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L			
		Expanded Temp (Q)	-1	-1	-1	-1	-1	-1			
	Package ⁽¹⁾	Body Area (mm)	Available User I/O: 3.3V SelectIO™ HR I/O								
	CPGA196	8x8	100	100							
	CSGA225	13x13	100	100	150						
	CSGA324	15x15			150	210					
	FTGB196	15x15	100	100	100	100					
	FGGA484	23x23				250	338	338			
	FGGA676	27x27					400	400			

Notes:

^{1.} Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other Spartan-7 devices with the same sequence. The footprint compatible devices within this family are outlined.

Artix-7 FPGAs

Artix®-7 FPGAs

Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth (1.0V, 0.95V, 0.9V)

		Par	rt Number	XC7A12T	XC7A15T	XC7A25T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
		I	Logic Cells	12,800	16,640	23,360	33,280	52,160	75,520	101,440	215,360
Logic Resources	Slices		2,000	2,600	3,650	5,200	8,150	11,800	15,850	33,650	
	CLB Flip-Flops			16,000	20,800	29,200	41,600	65,200	94,400	126,800	269,200
	Maximum Distributed RAM (Kb)		171	200	313	400	600	892	1,188	2,888	
Memory Resources	Block RAM/FIFO w/ ECC (36 Kb each)			20	25	45	50	75	105	135	365
nesources		Total Block	RAM (Kb)	720	900	1,620	1,800	2,700	3,780	4,860	13,140
Clock Resources	CI	MTs (1 MMC	M + 1 PLL)	3	5	3	5	5	6	6	10
I/O Resources	Maximum Single-Ended I/O			150	250	150	250	250	300	300	500
i/O Resources	Maximum Differential I/O Pairs			72	120	72	120	120	144	144	240
	DSP Slices			40	45	80	90	120	180	240	740
	PCle® Gen2 ⁽¹⁾			1	1	1	1	1	1	1	1
Embedded Hard IP	Analog Mixed Signal (AMS) / XADC			1	1	1	1	1	1	1	1
Resources	Configuration AES / HMAC Blocks			1	1	1	1	1	1	1	1
	GTP Transceivers (6.6 Gb/s Max Rate) ⁽²⁾			2	4	4	4	4	8	8	16
		Commercia	l Temp (C)	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
Speed Grades	Extended Temp (E)			-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3
	Industrial Temp (I)		al Temp (I)	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L
	Package ^{(3), (4)} Dimensions Ball Pitch (mm) (mm)				Availa	able User I/O: 3.3	3V SelectIO™ HR	I/O (GTP Transce	eivers)		
	CPG236	10 x 10	0.5	106 (2)	106 (2)	106 (4)	106 (2)	106 (2)			
	CSG324	15 x 15	0.8		210 (0)		210 (0)	210 (0)	210 (0)	210 (0)	
	CSG325	15 x 15	0.8	150 (2)	150 (4)	150 (4)	150 (4)	150 (4)			
	FTG256	17 x 17	1.0		170 (0)		170 (0)	170 (0)	170 (0)	170 (0)	

250 (4)

250 (4)

Footprint	FGG676 ⁽⁶⁾	27 x 27	1.0		
Compatible	FBG676 ⁽⁶⁾	27 x 27	1.0		
	FFG1156	35 x 35	1.0		

0.8

1.0

1.0

Notes

SBG484

FGG484⁽⁵⁾

FBG484⁽⁵⁾

- 1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.
- 2. Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.

250 (4)

- 3. Leaded package option available for all packages. See DS180, 7 Series FPGAs Overview for package details.
- 4. Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families.
- 5. Devices in FGG484 and FBG484 are footprint compatible.
- 6. Devices in FGG676 and FBG676 are footprint compatible.

19 x 19

23 x 23

23 x 23



285 (4)

300 (8)

285 (4)

300 (8)

285 (4)

285 (4)

400 (8) 500 (16)

Footprint Compatible

Kintex-7 FPGAs

Optimized for Best Price-Performance (1.0V, 0.95V, 0.9V)

		Part Number	XC7K70T	XC7K160T	XC7K325T	XC7K355T	XC7K410T	XC7K420T	XC7K480T
	EasyPath™ Cost	Reduction Solutions ⁽¹⁾	_	_	XCE7K325T	XCE7K355T	XCE7K410T	XCE7K420T	XCE7K480T
		Slices	10,250	25,350	50,950	55,650	63,550	65,150	74,650
Logic Resources		Logic Cells	65,600	162,240	326,080	356,160	406,720	416,960	477,760
		CLB Flip-Flops	82,000	202,800	407,600	445,200	508,400	521,200	597,200
	Maximum	Distributed RAM (Kb)	838	2,188	4,000	5,088	5,663	5,938	6,788
Memory Resources	Block RAM/FIF	O w/ ECC (36 Kb each)	135	325	445	715	795	835	955
		Total Block RAM (Kb)	4,860	11,700	16,020	25,740	28,620	30,060	34,380
Clock Resources	CN	MTs (1 MMCM + 1 PLL)	6	8	10	6	10	8	8
I/O Resources	Maxii	mum Single-Ended I/O	300	400	500	300	500	400	400
i/O Resources	Maximur	m Differential I/O Pairs	144	192	240	144	240	192	192
		DSP48 Slices	240	600	840	1,440	1,540	1,680	1,920
		PCle® Gen2 ⁽²⁾	1	1	1	1	1	1	1
Integrated IP Resources	Analog Mixe	d Signal (AMS) / XADC	1	1	1	1	1	1	1
	Configurati	on AES / HMAC Blocks	1	1	1	1	1	1	1
	GTX Transceivers	s (12.5 Gb/s Max Rate)	8	8	16	24	16	32	32
		Commercial Temp (C)	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
Speed Grades		Extended Temp (E)	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3
		Industrial Temp (I)	-1, -2	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L
_	Package ⁽³⁾	Dimensions (mm)	Available User I/O: 3.3V HR I/O, 1.8V HP I/Os (GTX)						
	FBG484 ⁽⁴⁾	23 x 23	185, 100 (4)	185, 100 (4)					
Footprint	FBG676 ⁽⁴⁾	27 x 27	200, 100 (8)	250, 150 (8)	250, 150 (8)		250, 150 (8)		
Compatible	FFG676	FFG676 27 x 27		250, 150 (8)	250, 150 (8)		250, 150 (8)		
Footprint	FBG900 ⁽⁴⁾	31 x 31			350, 150 (16)		350, 150 (16)		
Compatible	FFG900	31 x 31			350, 150 (16)		350, 150 (16)		
	FFG901	31 x 31				300, 0 (24)		380, 0 (28)	380, 0 (28)
	FFG1156	35 x 35						400, 0 (32)	400, 0 (32)

Notes:

- 1. EasyPath™ solutions provide a fast and conversion-free path for cost reduction.
- 2. Hard block supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates. Gen3 supported with soft IP.
- 3. See <u>DS180</u>, 7 Series FPGAs Overview, for package details.
- 4. GTX transceivers in FB packages support the following maximum data rates: 10.3Gb/s in FBG484; 6.6Gb/s in FBG676 and FBG900. See <u>DS182</u>, Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics, for details.



Virtex-7 FPGAs


	Optimized for Highest System Performance and Capacity (1.0V)												
		Part Number	· /	XC7V2000T	XC7VX330T	XC7VX415T	XC7VX485T	XC7VX550T	XC7VX690T	XC7VX980T	XC7VX1140T	XC7VH580T	XC7VH870T
	EasyPath™ Cost Pr	eduction Solutions ⁽¹⁾		—		XCE7VX415T			XCE7VX690T	XCE7VX980T	—	—	же/уна/от —
	Edsyratii Cost No												
Logic		Slices	- ,	305,400	51,000	64,400	75,900	86,600	108,300	153,000	178,000	90,700	136,900
Resources		Logic Cells		1,954,560	326,400	412,160	485,760	554,240	693,120	979,200	1,139,200	580,480	876,160
		CLB Flip-Flops		2,443,200	408,000	515,200	607,200	692,800	866,400	1,224,000	1,424,000	725,600	1,095,200
Memory		Distributed RAM (Kb)		21,550	4,388	6,525	8,175	8,725	10,888	13,838	17,700	8,850	13,275
Resources	·	w/ ECC (36 Kb each)		1,292	750	880	1,030	1,180	1,470	1,500	1,880	940	1,410
		otal Block RAM (Kb)	·	46,512	27,000	31,680	37,080	42,480	52,920	54,000	67,680	33,840	50,760
Clocking		s (1 MMCM + 1 PLL)		24	14	12	14	20	20	18	24	12	18
1/0		um Single-Ended I/O		1,200	700	600	700	600	1,000	900	1,100	600	300
Resources	Maximum I	Differential I/O Pairs		576	336	288	336	288	480	432	528	288	144
		DSP Slices	,	2,160	1,120	2,160	2,800	2,880	3,600	3,600	3,360	1,680	2,520
		PCIe® Gen2 ⁽²⁾		4	_	_	4	_	_	_		_	_
		PCIe Gen3		_	2	2	_	2	3	3	4	2	3
Integrated IP	•	Signal (AMS) / XADC		1	1	1	1	1	1	1	1	1	1
Resources	Configuration	n AES / HMAC Blocks	1	1	1	1	1	1	1	1	1	1	1
	GTX Transceivers (12			36	_	_	56	_	_	_	_	_	_
	GTH Transceivers (13	3.1 Gb/s Max Rate) ⁽⁴⁾	_	_	28	48	_	80	80	72	96	48	72
	GTZ Transceivers (28	8.05 Gb/s Max Rate)	_	_	_	_	_	_	_	_	_	8	16
Canad	C	ommercial Temp (C)	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
Speed Grades	E	Extended Temp (E) ⁽⁵⁾	-2L, -3	-2L, -2G	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L	-2L, -2G	-2L, -2G	-2L, -2G
Graues		Industrial Temp (I)	-1, -2	-1	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1	-1	_	_
	Package ⁽⁶⁾	Dimensions (mm)			Availab	le User I/O: 3.	3V HR I/O, 1.8\	V HP I/Os (GTX	, GTH)			1.8V HP I/C	(GTH, GTZ)
	FFG1157 ⁽⁷⁾	35 x 35	0, 600 (20, 0)		0, 600 (0, 20)	0,600 (0,20)	0, 600 (20, 0)		0, 600 (0, 20)				
Footprint	FFG1761 ⁽⁷⁾	42.5 x 42.5	100, 750 (36, 0)		50, 650 (0, 28)		0, 700 (28, 0)		0, 850 (0, 36)				
Compatible	FHG1761	45 x 45		0, 850 (36, 0)									
	FLG1925	45 x 45		0, 1200 (16, 0)									
	FFG1158 ⁽⁷⁾	35 x 35				0, 350 (0, 48)	0, 350 (48, 0)	0, 350 (0, 48)	0, 350 (0, 48)				
Footprint	FFG1926	45 x 45							0, 720 (0, 64)	0, 720 (0, 64)			
Compatible	FLG1926	45 x 45									0, 720 (0, 64)		
	FFG1927 ⁽⁷⁾	45 x 45				0, 600 (0, 48)	0, 600 (56, 0)	0, 600 (0, 80)	0, 600 (0, 80)				•
Footprint	FFG1928	45 x 45								0, 480 (0, 72)			
Compatible	FLG1928	45 x 45									0, 480 (0, 96)		
Footprint	FFG1930	45 x 45					0, 700 (24, 0)		0, 1000 (0, 24)	0, 900 (0, 24)	, , , , ,		
Compatible	FLG1930	45 x 45					. , , , ,		, ,		0, 1100 (0, 24)		
1	FLG1155	35 x 35									, (-,,	400 (24, 8)	
	FLG1931	45 x 45										600 (48, 8)	
	FLG1932	45 x 45											300 (72, 16)
i	Notes:	.5 % .5											220 (12, 20)

- 1. EasyPath™ solutions provide a fast and conversion-free path for cost reduction.
- 2. Hard block supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates. Gen3 supported with soft IP.
- 3. 12.5 Gb/s support in "-3E", "-2GE" speed/temperature grade; 10.3125 Gb/s support in "2C", "-2LE", and "-2I" speed grade.

Optimized for Highest System Performance and Capacity

- 4. 13.1 Gb/s support in "-3E". "-2GE" speed grade; 11.3 Gb/s support in "2C", "-2LE" and "-2I" speed/temperature grades.
- 5. -2G only applies to Stacked Silicon Interconnect devices and supports 12.5G GTX, 13.1G GTH, 28.05G GTZ with -2 fabric.
- 6. Leaded package options ("FFxxxx"/"FLxxxx"/"FHxxxx") available for all packages. "HCxxxx" is not offered in a leaded option.
- 7. See DS180, 7 Series FPGAs Overview for package details.

Device Ordering Information



-3 = Highest


HC: Ceramic Flip-Chip (1 mm)

 $Q = Expanded (Ti = -40^{\circ}C to +125^{\circ}C)$

-L2 is the ordering code for the lower power, -2L speed grade.

C = Commercial (Tj = 0° C to +85°C) E = Extended (Tj = 0° C to +100°C) I = Industrial (Tj = -40° C to +100°C)


Digital Signal Processing Metrics



For more information, refer to: UG479, 7 Series FPGAs DSP48E1 Slice User Guide


Important: Verify all data in this document with the device data sheets found at www.xilinx.com

Block RAM Metrics




High-Speed Serial Transceivers

7 series devices provide a broad portfolio of transceivers for applications ranging from low-cost consumer products to high-end networking systems.




Transceiver Aggregate Bandwidth

7 series devices provide a broad portfolio of transceivers for applications ranging from low-cost consumer products to high-end networking systems.



I/O Count and Bandwidth



References

```
DS180, 7 Series FPGAs Overview
DS181, Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics
DS182, Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
DS183, Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics
UG470, 7 Series FPGAs Configuration User Guide
UG471, 7 Series FPGAs SelectIO Resources User Guide
UG472, 7 Series FPGAs Clocking Resources User Guide
UG473, 7 Series FPGAs Memory Resources User Guide
UG474, 7 Series FPGAs Configurable Logic Block User Guide
UG475, 7 Series FPGAs Packaging and Pinout User Guide
UG476, 7 Series FPGAs GTX/GTH Transceivers User Guide
UG479, 7 Series FPGAs DSP48E1 Slice User Guide
UG480, 7 Series FPGAs and Zyng-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS ADC User Guide
UG482, 7 Series FPGAs GTP Transceivers User Guide
UG483, 7 Series FPGAs PCB Design Guide
```

XMP101 (v1.4)

XILINX > ALL PROGRAMMABLE,