


※Vivado 比特流生成部分

第一步——创建工程、加载文件

(1) 在 Vivado 中创建一个新的工程



(2) 添加设计源文件和头文件

New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

	Index	Name	Library	HDL Source For	Location
	1	soc_file	xil_defaultlib	Synthesis & Simulation	D:\学习\RISC-V workshop\note
	2	head_file	xil_defaultlib	Synthesis & Simulation	D:\学习\RISC-V workshop\note

☐ Scan and add RTL include files into project

☒ Copy sources into project

☒ Add sources from subdirectories

Target language: Verilog Simulator language: Mixed

Add Files Add Directories Create File

(3) 添加约束文件

New Project

Add Constraints (optional)

Specify or create constraint files for physical and timing constraints.

Constraint File	Location
NexysVideo.xdc	D:\学习\RISC-V workshop\note\wujian100_vivado\wujian_src\xdc

(4) 选择正确的板子

New Project

Default Part

Choose a default Xilinx part or board for your project.

Parts **Boards**

[Reset All Filters](#)


Vendor: All Name: All


Search: Nexy (1 match)

Display Name	Preview	Vendor	File Version	Part
Nexys Video		digilentinc.com	1.1	xc7a200



第二步——修正错误、加载 IP

(1) 有错误，需修改类型





(2) 加时钟分频 IP



Component Name: clk_wiz_0

Output Clock	Output Name	Requested	Actual	Requested	Actual	Requested	Actual	Output
<input checked="" type="checkbox"/> clk_out1	clk_out1	20.000	20.000	0.000	0.000	50.000	50.0	BUFG
<input type="checkbox"/> clk_out2	clk_out2	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out3	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out4	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out5	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out6	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUFG
<input type="checkbox"/> clk_out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG

☐ USE CLOCK SEQUENCING

Clocking Feedback

Output Clock	Sequence Number
clk_out1	1
clk_out2	1
clk_out3	1
clk_out4	1
clk_out5	1
clk_out6	1
clk_out7	1

Source

☒ Automatic Control On-Chip
☐ Automatic Control Off-Chip
☐ User-Controlled On-Chip
☐ User-Controlled Off-Chip

Signaling

☒ Single-ended
☐ Differential

Enable Optional Inputs / Outputs for MMCM/PLL

☒ reset ☐ power_down ☐ input_clk_stopped
☐ locked ☐ clkfbstopped

Reset Type

☐ Active High ☒ Active Low

(3) 确认约束内容

Project Summary x wujian100_open_fpga_top.v x IP Catalog x NexysVideo.xdc x

D:\学习RISC-V workshop\note\wujian100_vivado\wujian_src\src\NexysVideo.xdc

```

1  ## This file is a general .xdc for the Nexys Video Rev. A
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6
7  ## Clock Signal
8  set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L13P_T2_MR0C_34 Sch=sysclk
9  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
10
11  set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets PAD_JTAG_TCLK]
12
13  ## FMC Transceiver clocks (Must be set to value provided by Mezzanine card, currently set to 156.25 MHz)
14  ## Note: This clock is attached to a MGTREFCLK pin
15  set_property -dict { PACKAGE_PIN B6 } [get_ports { GTP_CLK_N }];
16  set_property -dict { PACKAGE_PIN F6 } [get_ports { GTP_CLK_P }];
17  create_clock -add -name gtpclk0_pin -period 6.400 -waveform {0 3.200} [get_ports {GTP_CLK_P}];
18  set_property -dict { PACKAGE_PIN E10 } [get_ports { FMC_MGT_CLK_N }];
19  set_property -dict { PACKAGE_PIN F10 } [get_ports { FMC_MGT_CLK_P }];
20  create_clock -add -name mgtclk1_pin -period 6.400 -waveform {0 3.200} [get_ports {FMC_MGT_CLK_P}];
  
```

板上端口 → 设计模块中的端口

```

## UART
set_property -dict { PACKAGE_PIN AA19 IOSTANDARD LVCMOS33 } [get_ports { PAD_USIO_SDO }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=uart_rx_out
set_property -dict { PACKAGE_PIN V18 IOSTANDARD LVCMOS33 } [get_ports { PAD_USIO_SCLK }]; #IO_L14P_T2_SR0C_14 Sch=uart_tx_in
  
```

```
## Buttons
set_property -dict { PACKAGE_PIN B22 IOSTANDARD LVCMOS33 } [get_ports { PAD_GPIO_8 }]; #IO_L20N_T3_16 Sch=btnc
set_property -dict { PACKAGE_PIN D22 IOSTANDARD LVCMOS33 } [get_ports { PAD_GPIO_9 }]; #IO_L22N_T3_16 Sch=btnd
set_property -dict { PACKAGE_PIN C22 IOSTANDARD LVCMOS33 } [get_ports { PAD_GPIO_10 }]; #IO_L20P_T3_16 Sch=btnl
set_property -dict { PACKAGE_PIN D14 IOSTANDARD LVCMOS33 } [get_ports { PAD_GPIO_11 }]; #IO_L6P_T0_16 Sch=btnr
set_property -dict { PACKAGE_PIN F15 IOSTANDARD LVCMOS33 } [get_ports { PAD_GPIO_12 }]; #IO_0_16 Sch=btneu
set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS15 } [get_ports { PAD_MCURST }]; #IO_L12N_T1_MRCC_35 Sch=cpu_resetrn
```


第三步——固化程序


(1) 确认板子已连接




打开一个最近打开的目标

(2) 添加 FLASH 设备






(3) 添加 bin 文件



点击 OK，需等待许久……

(4) 加载成功现象



先按下 PROG 按键，等待加载一会后 DONE 亮起。

※仿真下载部分

第一步——连接板子



(1) 查看 CKLINK 与板子的连接方式

NexysVideo_Master.xdc - 记事本


文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)

Pmod header JB

```
set_property -dict { PACKAGE_PIN V9 IOSTANDARD LVCMOS33 } [get_ports { PAD_PWM_CH3 }]; #IO_L21P_T3_DQS_34 Sch=jb_p[1]
set_property -dict { PACKAGE_PIN V8 IOSTANDARD LVCMOS33 } [get_ports { PAD_PWM_CH4 }]; #IO_L21N_T3_DQS_34 Sch=jb_n[1]
set_property -dict { PACKAGE_PIN V7 IOSTANDARD LVCMOS33 } [get_ports { PAD_PWM_CH5 }]; #IO_L19P_T3_34 Sch=jb_p[2]
set_property -dict { PACKAGE_PIN W7 IOSTANDARD LVCMOS33 } [get_ports { PAD_PWM_CH6 }]; #IO_L19N_T3_VREF_34 Sch=jb_n[2]
set_property -dict { PACKAGE_PIN W9 IOSTANDARD LVCMOS33 } [get_ports { PAD_PWM_CH7 }]; #IO_L24P_T3_34 Sch=jb_p[3]
set_property -dict { PACKAGE_PIN Y9 IOSTANDARD LVCMOS33 } [get_ports { PAD_PWM_CH8 }]; #IO_L24N_T3_34 Sch=jb_n[3]
set_property -dict { PACKAGE_PIN Y8 IOSTANDARD LVCMOS33 } [get_ports { PAD_JTAG_TMS }]; #IO_L23P_T3_34 Sch=jb_p[4]
set_property -dict { PACKAGE_PIN Y7 IOSTANDARD LVCMOS33 } [get_ports { PAD_JTAG_TCLK }]; #IO_L23N_T3_34 Sch=jb_n[4]
```




(2) 总体连接




第二步——打开 project、下载程序


(1) 打开 project





(2) 在 CDK 中打开 main.c



(3) 打开串口界面，设置串口






Serial Pane

Connected.

(4) 下载程序到板子上



点击一次开始调试，再点击一次终止调试，此时程序就下进板子里了


第三步——板上运行

(1) 按下板子上的 CPU_RESET 键，开始运行程序。

程序执行完成以下操作：


- o 串口输出调试信息
- o LED1-LED3 每秒闪烁一次
- o OLED 显示字符串
- o 按下 center button 之后，会触发 GPIO 中断输出信息。
- o MCU 在 SD 卡中新建文件并写入内容

(2) 首先观察串口界面的调试信息。



(3) 观察 LED 闪烁情况和 OLED 显示内容

(4) 按 center button 测试中断功能



(5) 板子断电拔出 SD 卡，在电脑上查看是否写入内容。

