
#### **SGEMM**


 Vasily Volkov, James Demmel: Benchmarking GPUs to tune dense linear algebra. SC 2008


Some following slides are from the presentation of the above paper at SC'08.



· Memory bandwidth scales with number of memory controllers

GPU (NVIDIA GeForce)	8600 GTS	9800 GTX	GTX 280
Processor cores	4	16	30
Compute capability (a+b*c)	93 Gflop/s	429 Gflop/s	624 Gflop/s
Memory controllers	2	4	8
Memory bandwidth	32 GB/s	70 GB/s	141 GB/s






- Register file is the fastest and the largest on-chip memory
  - Keep as much data as possible in registers
  - However, register file is constrained to vector operations
- Can live with it vectorized codes are common in HPC
   Shared memory permits indexed and shared access
  - However, it is 2–4x smaller and has 4x lower bandwidth than registers
    - Only 1 operand in shared memory is allowed versus 4 register operands
  - Moreover, some instructions run slower if using shared memory
  - Use shared memory as a communication device only
  - Avoid communication to improve performance


# Peak Throughput in Multiply-and-Add

- How much parallelism is enough to get the peak?
- Run 1 thread per processor core
  - Purpose: smallest amount that can control all computing resources
- Assume sufficient instruction-level parallelism in the program
  - Purpose: hide pipeline latency
- Choose the shortest vector length that yields the peak
  - Purpose: satisfy inherent data-parallelism constraints
- Result: 98% of arithmetic peak at VL = 64
  - Therefore, VL=64 is recommended for all compute-bound codes
- However, we never could surpass 66% of peak is using an operand in shared memory
  - We believe this is an inherent bottleneck in the architecture
  - We use this number in the throughput bounds below

# Matrix-Matrix Multiply: C = C + A\*B

- GPU requires using block algorithms in matrix-matrix multiply:
  - Peak rates on one of the latest GPUs are 624 Gflop/s and 141 GB/s
  - This corresponds to 0.23 bytes per flop
  - But naïve matrix-matrix multiply requires 4 bytes per flop
  - Thus, it is bandwidth-bound unless data is reused 18 times
  - Using MxN blocks in C yields 2/(1/M+1/N) average reuse
- Use vector algorithms to efficiently use vector registers
  - Such as used on IBM 3090 Vector Facility and Cray X1:
  - Keep A's and C's blocks in registers
  - Keep B's block in a shared storage
- No other sharing is needed if C's height = VL. We know VL=64 is best
- Choose large enough width of C's block
  - 16 is enough as 2/(1/64+1/16) = 26-way reuse
- Choose a convenient thickness for A's and B's blocks







### Fast Matrix Factorizations using GPUs

- Use GPU to compute matrix-matrix multiplies only
- Factorize panels on the CPU
- Use look-ahead to overlap computations on CPU and GPU
- Use right-looking algorithms to have more threads in SGEMM Better load balance in the GPU workload, better latency hiding
- Use row-major layout on GPU in LU factorization
  - Requires extra (but fast) matrix transpose for each CPU-GPU transfer
- Substitute triangular solves LX=B with multiply by  $L^{-1}$ 

  - Provably stable if we do this only when  $/|L^{-1}|/ < fixed\_threshold$ Small pivot growth nearly always assumes small //L<sup>-1</sup>//
  - Accuracy of LU assumes small pivot growth anyway
- Use two-level and variable size blocking as finer tuning
  - Thicker blocks impose lower bandwidth requirements in SGEMM
  - Variable size blocking improves CPU/GPU load balance
- Use column-cyclic layout when computing using two GPUs
  - Requires no data exchange between GPUs in pivoting
  - Cyclic layout is used on GPUs only so does not affect panel factorization.







## **Advanced Tips**


- Every round reading 2KB with 256 threads grouped into 2 blocks, each of 128 threads
- · At least 2 blocks if using blockwise synchronizations
- Total number of active threads >192 for pipeline efficiency

X. Cui, Y. Chen and H. Mei. Improving performance of matrix multiplication and FFT on GPU.

15th ICPADS, pp 42-48, IEEE Computer Society, 2009.









#### Hand-Tuned SGEMM on GT200 GPU

Lung-Sheng Chien
Department of Mathematics, Tsing Hua university, R.O.C. (Taiwan)

	GTX2951	GTX285	TeslaC1060	
# of Streaming Processor	240	240	240	
Core Frequency	1242MHz	1476 MHz	1.3 GHz	
Memory Speed	999MHz	1242 MHz	800 MHz	
Memory Interface	448-bit (7 channel)	512-bit (8 channel)	512-bit (8 channel)	
Memory Bandwidth (GB/s)	112	159	102	
SP, peak (Gflop/s)	894	1063	933	
SP without dual issue	596.2	708.5	624	
DP, peak (Gflop/s)	74.5	88.6	78	
DRAM (MByte)	896	1024	4096	

There are two kinds of MAD when operands are "float",


(1) "MAD dest, src1, src2, src3" corresponds to  $dest = src1 \times src2 + src3$  where dest, src1, src2 and src3 are all

(2) "MAD dest, [smem], src2, src3" corresponds to  $dest = [smem] \times src2 + src3$  where [smem] denotes shared

These two MAD operations have different pipeline latency and throughput. In our method, we change the later in

Volkov's code to the former to improve performance.

```
result of decuda
                                                 end_time = clock();
__syncthreads();
timings[threadNum].start_time = start_time;
timings[threadNum].end time = end time;
```



and throughput is 6 cycle /warp.




Table A-1. CUDA-Enabled Devices with Compute Capability, Number of Multiprocessors, and Number of CUDA Cores

	Compute Capability	Number of Multiprocessors	Number of CUDA Cores	
GeForce GTX 295	1.3	2x30	2x240	
GeForce GTX 285, GTX 280	1.3	30	240	
GeForce GTX 260	1.3	24	192	
GeForce 9800 GX2	1.1	2x16	2x128	
GeForce GTS 250, GTS 150, 9800 GTX, 9800 GTX+, 8800 GTS 512	1.1	16	128	
GeForce 8800 Ultra, 8800 GTX	1.0	16	128	
GeForce 9800 GT, 8800 GT, GTX 280M, 9800M GTX	1.1	14	112	
Tesla S1070	1.3	4x30	4x240	
Tesla C1060	1.3	30	240	

	Compute Capability					1.6	
Technical Specifications	1.0	1.1	1.2	1.3	2.0		•
Maximum x- or y-dimension of a grid of thread blocks	65535						
Maximum number of threads per block	512		1024				
Maximum x- or y-dimension of a block	512		1024	'			
Maximum z-dimension of a block			64				
Warp size			32				
Maximum number of resident blocks per multiprocessor	8						
Maximum number of resident warps per multiprocessor	24		32		48		
Maximum number of resident threads per multiprocessor	768		1024		1536		
Number of 32-bit registers per multiprocessor	8 K		16 K		32 K		
Maximum amount of shared memory per multiprocessor	16 KB		48 KB				
Number of shared memory banks			16		32		
Amount of local memory per thread		16	KB		512 KB		
Constant memory size	64 KB			-			
Cache working set per multiprocessor for constant memory	8 KB						
Cache working set per multiprocessor for texture memory	Device dependent, between 6 KB and 8 KB			3 КВ			
Maximum width for a 1D texture reference bound to a CUDA array	8192		32768				
Maximum width for a 1D texture reference bound to linear memory	227						
Maximum width and height for a 2D texture reference bound to linear memory or a CUDA array	65536 x 32768		65536 x 65536				
Maximum width, height, and depth for a 3D texture reference bound to linear memory or a CUDA array	2048 x 2048 x 2048		4096 x 4096 x 4096				
Maximum number of instructions per kernel	2 million						

