-
Notifications
You must be signed in to change notification settings - Fork 0
/
sx_controller.hpp
1083 lines (919 loc) · 23.6 KB
/
sx_controller.hpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// Copyright Danny Havenith 2006 - 2009.
// Distributed under the Boost Software License, Version 1.0.
// (See accompanying file LICENSE_1_0.txt or copy at
// http://www.boost.org/LICENSE_1_0.txt)
/// This file contains the implementation of the actual SX instruction set.
#if !defined( SX_CONTROLLER_INCLUDED)
#define SX_CONTROLLER_INCLUDED
#include <limits>
#include <exception>
#include <stdexcept>
#include <deque>
#include <iostream>
#include <boost/utility.hpp>
#include <boost/bind/placeholders.hpp>
#include "arithmetic_with_flags.hpp"
#include "sx_memory.hpp"
#include "sx_state.hpp"
#include "memory_events.hpp"
#include "sx_compiler.hpp"
#include "sx_instruction_list.hpp"
#include "instruction_decoder.hpp"
namespace sx_emulator
{
namespace // unnamed
{
unsigned long prescale_mask( unsigned char val)
{
return 255 >> (7 - val);
}
}
using arithmetic_with_flags::flagged;
using binary_numbers::as_binary;
#define MEM ram( arg_register)
///
/// base class for all recoverable exceptions thrown by the emulator
struct recoverable_error : public std::runtime_error
{
recoverable_error( const char *what, unsigned short program_counter)
: std::runtime_error( what),
pc( program_counter)
{
};
unsigned short pc;
};
/// exception that is thrown when the call depth exceeds the microcontrollers limits
struct stack_overflow_exception : public recoverable_error
{
stack_overflow_exception( unsigned short pc)
: recoverable_error( "stack overflow", pc)
{
}
};
/// exception that is thrown when a ret, retw instruction is encountered with no return address on the stack
struct stack_underflow_exception : public recoverable_error
{
stack_underflow_exception(unsigned short pc)
: recoverable_error( "stack underflow", pc)
{
}
};
/// exception that is thrown when an reti or retiw instruction is encountered outside an interrupt service routine
struct reti_outside_interrupt_exception : public recoverable_error
{
reti_outside_interrupt_exception(unsigned short pc)
: recoverable_error( "reti outside interrupt", pc)
{
}
};
/// exception that is thrown when an rtcc interrupt occurs while still processing the previous one.
struct rtcc_overflow_exception : public recoverable_error
{
rtcc_overflow_exception( unsigned short pc)
: recoverable_error( "rtcc interrupt while in interrupt", pc)
{
}
};
using namespace micro_emulator;
//
/// This class implements the actual sx instruction set.
///
/// This class implements the actual emulation functions and nothing more.
/// it is up to some derived class to implement the fetch-decode-and call cycle, or to implement
/// other fancy stuff, like memory events, frequency counting, pre-compilation, etc.
struct sx_controller_impl : public sx_flags_definition, public boost::noncopyable
{
typedef sx_ram::address_t address_t;
struct breakpoint_exception {};
sx_controller_impl()
:real_w(0), w( real_w), m(0), wdt(0),
pc_register( ram( sx_ram::PC)),
rtcc_register( ram( sx_ram::RTCC)),
flags( ram( sx_ram::STATUS)),
in_interrupt(false),
sleeping( false),
nop_delay( 0),
throw_on_rtcc_overflow( true),
enable_rtcc_interrupt(false),
rtcc_on_cycle( false),
rtcc_prescale_mask( 255),
cycle_counter( 0)
{
reset();
}
void reset()
{
set_pc( 0x7ff);
ram( sx_ram::STATUS) = ram( sx_ram::STATUS) & 0x1f;
m = 0x0f;
in_interrupt = false;
stack = stack_t();
cycle_counter = 0;
}
sx_state get_state() const
{
sx_state s;
s.ram = ram;
s.w = w;
s.m = m;
s.in_interrupt = in_interrupt;
s.pc = get_pc();
s.stack = stack;
s.cycle_counter = cycle_counter;
return s;
}
void set_state( const sx_state &s)
{
ram = s.ram;
w = s.w;
m = s.m;
in_interrupt = s.in_interrupt;
set_pc( s.pc);
stack = s.stack;
cycle_counter = s.cycle_counter;
}
template< typename Range>
void load_rom( const Range &r, sx_rom::address_t offset = 0)
{
rom.load( r, offset);
}
void set_pc( address_t new_pc)
{
program_counter = new_pc;
update_pc();
}
address_t get_pc() const
{
return program_counter;
}
address_t inc_pc()
{
address_t ret = program_counter++;
update_pc();
return ret;
}
void dec_pc()
{
--program_counter;
update_pc();
}
const sx_rom &get_rom() const
{
return rom;
}
const sx_ram &get_ram() const
{
return ram;
}
bool get_rtcc_on_cycle() const
{
return rtcc_on_cycle;
}
void do_rtcc()
{
if (!(++cycle_counter & rtcc_prescale_mask))
{
if (++ram( sx_ram::RTCC) == 0 && enable_rtcc_interrupt)
{
do_interrupt();
}
}
}
void do_interrupt()
{
if (!in_interrupt)
{
in_interrupt = true;
interrupt_state.pc = program_counter;
interrupt_state.w = w;
interrupt_state.fsr = ram( sx_ram::FSR);
interrupt_state.status = ram( sx_ram::STATUS);
ram( sx_ram::STATUS) &= 0x1f; // clear page bits.
set_pc(0);
set_nop_delay( 2);
}
else
{
if (throw_on_rtcc_overflow)
{
throw rtcc_overflow_exception(get_pc());
}
}
}
void execute( const add_w_fr &, int arg_register)
{
flagged(w, flags) += MEM;
}
void execute( const add_fr_w &, int arg_register)
{
// TODO: find out if wrap-around occurs at page boundaries
if (arg_register == sx_ram::PC)
{
program_counter += w;
}
flagged( MEM, flags) += w;
}
void execute( const and_w_lit &, int arg_lit8)
{
flagged( w, flags) &= arg_lit8;
}
void execute( const and_w_fr &, int arg_register)
{
flagged( w, flags) &= MEM;
}
void execute( const and_fr_w &, int arg_register)
{
flagged( MEM, flags) &= w;
}
void execute( const clrb_fr_bit &, int arg_register, int bit)
{
MEM &= ~bitmask(bit);
}
void execute( const setb_fr_bit &, int arg_register, int bit)
{
MEM |= bitmask(bit);
}
void execute( const snb_fr_bit &, int arg_register, int bit)
{
if (!(MEM&bitmask(bit)))
{
skip();
}
}
void execute( const sb_fr_bit &, int arg_register, int bit)
{
if ((MEM&bitmask(bit)))
{
skip();
}
}
void execute( const call &, int arg_addr8)
{
push( program_counter);
set_pc( arg_addr8 | ((address_t( ram( sx_ram::STATUS)) & 0x00e0) << 4));
if (stack.size() > sx_stack_size)
{
throw stack_overflow_exception( stack.back());
}
}
void execute( const clr_fr &, int arg_register)
{
flagged( MEM, flags) = 0;
}
void execute( const clr_w &)
{
flagged( w, flags) = 0;
}
void execute( const mov_w_not_fr &, int arg_register)
{
flagged( w, flags) = ~MEM;
}
void execute( const not_fr &, int arg_register)
{
flagged( MEM, flags) = ~MEM;
}
void execute( const mov_w_dec_fr &, int arg_register)
{
flagged( w, flags) = MEM - 1;
}
void execute( const dec_fr &, int arg_register)
{
--flagged( MEM, flags);
}
void execute( const movsz_w_dec_fr &, int arg_register)
{
if (!( w = MEM - 1))
{
skip();
}
}
void execute( const decsz_fr &, int arg_register)
{
// no flags
if (!( --MEM))
{
skip();
}
}
void execute( const jmp &, int addr9_)
{
set_pc( addr9_ | ((address_t( ram( sx_ram::STATUS)) & 0x00e0) << 4));
set_nop_delay( 2);
}
void execute( const mov_w_inc_fr &, int arg_register)
{
flagged( w, flags) = MEM + 1;
}
void execute( const inc_fr &, int arg_register)
{
++flagged( MEM, flags);
}
void execute( const movsz_w_inc_fr &, int arg_register)
{
if (!(w = MEM + 1))
{
skip();
}
}
void execute( const incsz_fr &, int arg_register)
{
if (!(++MEM))
{
skip();
}
}
void execute( const or_w_lit &, int arg_lit8)
{
flagged(w, flags) |= arg_lit8;
}
void execute( const or_w_fr &, int arg_register)
{
flagged(w, flags) |= MEM;
}
void execute( const or_fr_w &, int arg_register)
{
flagged( MEM, flags) |= w;
}
void execute( const mov_w_fr &, int arg_register)
{
flagged( w, flags) = MEM;
}
void execute( const test_fr &, int arg_register)
{
flagged( MEM, flags).test();
}
void execute( const mov_w_lit &, int arg_lit8)
{
w = arg_lit8;
}
void execute( const mov_fr_w &, int arg_register)
{
MEM = w; // no flags
if (arg_register == sx_ram::PC)
{
execute( jmp(), w);
}
}
void execute( const retw &, int arg_lit8)
{
// investigate:
// set only lower 8 bits with return address.
w = arg_lit8;
execute( ret());
}
void execute( const mov_w_shiftleft_fr &, int arg_register)
{
register_t temp = MEM;
w = flagged( temp, flags).rl();
}
void execute( const rl_fr &, int arg_register)
{
flagged( MEM, flags).rl();
}
void execute( const mov_w_shiftright_fr &, int arg_register)
{
register_t temp = MEM;
w = flagged( temp, flags).rr();
}
void execute( const rr_fr &, int arg_register)
{
flagged( MEM, flags).rr();
}
void execute( const mov_w_fr_minus_w &, int arg_register)
{
register_t temp = MEM;
w = (flagged( temp, flags) -= w);
}
void execute( const sub_fr_w &, int arg_register)
{
flagged( MEM, flags)-= w;
}
void execute( const mov_w_swap_fr &, int arg_register)
{
w = ((MEM & 0xf0) >> 4) | ((MEM & 0x0f) << 4);
}
void execute( const swap_fr &, int arg_register)
{
MEM = ((MEM & 0xf0) >> 4) | ((MEM & 0x0f) << 4);
}
void execute( const mov_special_rx_w &, int arg_cregister)
{
switch (arg_cregister)
{
case 2:
port_options[arg_cregister][0] = w;
set_option( w);
break;
case 3:
sleep();
break;
case 4:
clear_wdt();
break;
case 0:
case 1:
case 5:
case 6:
case 7:
port_options[arg_cregister][m%32] = w;
break;
};
}
void execute( const xor_w_lit &, int arg_lit8)
{
flagged( w, flags) ^= arg_lit8;
}
void execute( const xor_w_fr &, int arg_register)
{
flagged( w, flags) ^= MEM;
}
void execute( const xor_fr_w &, int arg_register)
{
flagged( MEM, flags) ^= w;
}
void execute( const ret &)
{
if (stack.empty())
{
throw stack_underflow_exception( get_pc());
}
set_pc( pop());
set_nop_delay( 2);
}
void execute( const retp &)
{
if (stack.empty())
{
throw stack_underflow_exception( get_pc());
}
address_t return_address = pop();
set_pc( return_address);
// put bits 9-11 of the PC into bits 5-7 of status
const address_t status_mask = as_binary< 11100000>();
flags = (flags & ~status_mask) | ( (return_address >> 4) & status_mask);
set_nop_delay( 2);
}
void execute( const reti &)
{
if (!in_interrupt)
{
throw reti_outside_interrupt_exception(get_pc());
}
in_interrupt = false;
set_pc( interrupt_state.pc);
w = interrupt_state.w;
ram( sx_ram::FSR) = interrupt_state.fsr;
ram( sx_ram::STATUS) = interrupt_state.status;
}
void execute( const retiw &)
{
ram( sx_ram::RTCC) += w;
execute( reti() );
}
void execute( const page &, int lit3)
{
ram(sx_ram::STATUS) = ram(sx_ram::STATUS) & 0x1f | lit3 << 5;
}
void execute( const bank &, int lit3)
{
ram.set_bank( lit3);
}
void execute( const iread &)
{
sx_rom::address_t word;
word = (w + (sx_rom::address_t(m) << 8)) & 0xfff;
word = rom( word);
m = word >> 8; // assume only bits 8-11 are filled.
w = word & 0xff;
set_nop_delay( 3);
}
void execute( const mov_w_m &)
{
w = m;
}
void execute( const mov_m_w &)
{
m = w;
}
void execute( const mov_m_lit &, int arg_lit4)
{
m = arg_lit4;
}
void execute( const breakpoint &)
{
// note that some implementations catch breakpoints before they get executed
dec_pc();
throw breakpoint_exception();
}
protected:
typedef unsigned long time_counter_t;
time_counter_t dec_nop_delay()
{
if (nop_delay)
{
return nop_delay--;
}
else
{
return nop_delay;
}
}
void reset_nop_delay()
{
nop_delay = 0;
}
private:
typedef sx_ram::register_t register_t;
// deque instead of stack to make it easier to serialize.
typedef std::deque< sx_rom::address_t> stack_t;
register_t port_options[8][32];
static const size_t sx_stack_size = 8;
//static const address_t PORTA = 0;
//static const address_t PORTB = 0;
//static const address_t PORTC = 0;
// skip is not an assembly instruction
void skip()
{
// if we're at a page instruction, perform one extra skip
if ((get_rom()( program_counter) & 0xff8) == 0x010)
{
++program_counter;
set_nop_delay( 1);
}
++program_counter;
update_pc();
}
void sleep()
{
sleeping = true;
dec_pc();
throw breakpoint_exception();
}
static int bitmask( int bit)
{
return (1<<bit);
}
//
// some instructions take more than one cycle.
// set a delay for such instructions
//
void set_nop_delay( time_counter_t delay)
{
nop_delay = delay;
}
void update_pc()
{
pc_register = program_counter;
}
address_t pop()
{
address_t value = stack.back();
stack.pop_back();
return value;
}
void clear_wdt()
{
wdt = 0;
// set bits TO and PD
ram( sx_ram::STATUS) |= 0x18;
}
void set_option( int value)
{
// todo: implement bits 7,
enable_rtcc_interrupt = (value & (1<<6)) == 0;
rtcc_on_cycle = (value & (1<<5)) == 0;
if ((value & (1<<3)) == 0)
{
rtcc_prescale_mask = prescale_mask( value & 0x07);
}
else
{
rtcc_prescale_mask = 0;
}
}
void push( address_t value)
{
stack.push_back( value);
}
register_t real_w;
register_t &w;
register_t m;
register_t wdt;
register_t &flags;
bool in_interrupt;
bool sleeping;
bool throw_on_rtcc_overflow;
unsigned long nop_delay;
bool enable_rtcc_interrupt;
bool rtcc_on_cycle;
unsigned long rtcc_prescale_mask;
unsigned long cycle_counter;
stored_interrupt_state interrupt_state;
int program_counter; // program_counter is not a single register.
register_t &pc_register; // ...but is reflected in ram...
register_t &rtcc_register;
sx_ram ram;
sx_rom rom;
stack_t stack;
};
/// This class implements the basic functions of the emulator.
/// The actual instructions are implemented by sx_controller_impl, while some
/// derived class must implement the fetch-decode-execute loop.
class basic_sx_controller : public sx_controller_impl, private memory_events
{
public:
static const sx_rom::register_t BREAKPOINT = 0x4f;
typedef unsigned long histogram_type[ sx_rom::memory_size];
basic_sx_controller()
: memory_events( sx_controller_impl::get_ram())
{
}
/// execute a zero operand opcode
template< typename tag>
void execute( const tag &)
{
sx_controller_impl::execute( tag());
memory_events::execute( tag());
}
/// execute a single operand opcode
template< typename tag>
void execute( const tag &, int arg1)
{
sx_controller_impl::execute( tag(), arg1);
memory_events::execute( tag(), arg1);
}
/// executa a three operand opcode.
template< typename tag>
void execute( const tag &, int arg1, int arg2)
{
sx_controller_impl::execute( tag(), arg1, arg2);
memory_events::execute( tag(), arg1, arg2);
}
/// get profiling information: a count of how often each instruction was run
const histogram_type &get_histogram() const
{
return histogram;
}
/// set all statistics to zero
void reset_histogram()
{
std::fill( histogram, histogram + (sizeof( histogram)/sizeof( histogram[0])), 0);
}
/// register a handler that will be called if a certain ram address is accessed.
void on_memory_access( sx_ram::address_t address, memory_events::handler_type handler)
{
memory_events::set( address, handler);
}
/// keep track of how often a certain instruction was run
address_t count_freq( address_t address)
{
++histogram[ address];
return address;
}
private:
// keep a count of how often each instruction was run
histogram_type histogram;
};
/// \brief sx emulator implementation that uses an instruction decoder to decode
/// instructions on the fly.
class sx_controller : public basic_sx_controller
{
public:
/// load a range of instruction words into rom.
template< typename Range>
void load_rom( const Range &r, sx_rom::address_t offset = 0)
{
sx_controller_impl::load_rom( r, offset);
shadow_rom.load( r, offset);
}
/// set a breakpoint at a given address
/// returns true iff the address already contained a breakpoint.
bool set_breakpoint( address_t address)
{
bool result = shadow_rom( address) == BREAKPOINT;
shadow_rom.set( address, BREAKPOINT);
return result;
}
/// remove the breakpoint at the given address
void remove_breakpoint( address_t address)
{
shadow_rom.set( address, get_rom()( address));
}
/// run one clock cycle/instruction
size_t tick()
{
//
// handle realtime clock, if enabled.
if (get_rtcc_on_cycle())
do_rtcc();
reset_nop_delay();
sx_rom::register_t instruction = get_rom()( count_freq(inc_pc()));
decoder_t::feed(
instruction, *this);
return 0;
}
/// tick variant that is to be called from some external clock
/// returns true if a breakpoint was encountered
bool synchronized_tick()
{
//
// handle realtime clock, if enabled.
if (get_rtcc_on_cycle()) do_rtcc();
if (!dec_nop_delay())
{
// notice the count_freq call, this costs about 3% in performance,
// but it delivers a nice profiling feature in return.
sx_rom::register_t instruction = shadow_rom( count_freq(inc_pc()));
if (instruction == BREAKPOINT)
{
dec_pc();
return true;
}
decoder_t::feed(
instruction, *this
);
}
return false;
}
//
// there are a few subtle differences between 'tick' and 'ticks'.
// The former always executes an instructon, whereas 'ticks' may break on
// breakpoints.
// That is also why this function retrieves instructions from the shadow rom,
// which may contain breakpoints.
//
size_t tick( size_t count)
{
// first instruction is always executed
if (count)
{
tick();
// other instructions may be breakpoints.
while (--count)
{
// the body of this function is essentially a copy of
// the synchronized_tick function, but calling that function
// instead of just copying the contents
// costs us about 25% performance on msvc (9)
//
// handle realtime clock, if enabled.
if (get_rtcc_on_cycle()) do_rtcc();
if (!dec_nop_delay())
{
// notice the count_freq call, this costs about 3% in execution time,
// but it delivers a nice profiling feature in return.
sx_rom::register_t instruction = shadow_rom( count_freq(inc_pc()));
if (instruction == BREAKPOINT)
{
dec_pc();
break;
}
// decode the instruction and execute it
decoder_t::feed(
instruction, *this
);
}
}
}
return count;
}
private:
typedef micro_emulator::instruction_decoder<
sx_instruction_list,
sx_controller
> decoder_t;
sx_rom shadow_rom;
};
//
/// sx emulator implementation that 'precompiles' its rom before running from it.
class precompiled_sx_controller : public basic_sx_controller
{
public:
template< typename Range>
void load_rom( const Range &r, sx_rom::address_t offset = 0)
{
sx_controller_impl::load_rom( r, offset);
compile();
}
bool synchronized_tick()
{
try
{
//
// handle realtime clock, if enabled.
if (get_rtcc_on_cycle()) do_rtcc();
if (!dec_nop_delay())
{
precompiled[ count_freq(inc_pc())].execute( this);
}
}
catch( const breakpoint_exception &)
{
return false;
}
return true;
}
/// run the current instruction, ignoring breakpoints.
size_t tick()
{
//
// handle realtime clock, if enabled.
if (get_rtcc_on_cycle())
do_rtcc();
reset_nop_delay();
// re-compile an instruction from real rom, in case there's a
// breakpoint in the precompiled one.
compiler_type::slot_type precompiled;
// a decoder type that decodes sx_instructions and translates them to
// calls to the compiler
typedef micro_emulator::instruction_decoder<
sx_instruction_list,
compiler_type
> compiler_decoder_type;
compiler_type c( precompiled);
compiler_decoder_type::feed( get_rom()( count_freq(inc_pc())), c);
try
{
precompiled.execute( this);
}
catch( const breakpoint_exception &)
{
return 1;
}
return 0;
}
//
// there are a few subtle differences between 'tick' and 'ticks'.
// The former always executes an instruction, whereas 'ticks' may break on
// breakpoints.