

### **Pipelining Strategy**

Similar to the use of an assembly line in a manufacturing plant


To apply this concept to instruction execution we must recognize that an instruction has a number of stages



### Two-Stage Instruction Pipeline



(a) Simplified view



(b) Expanded viev

Figure 14.9 Two-Stage Instruction Pipeline

### **Additional Stages**

- Fetch instruction (FI)
  - Read the next expected instruction into a buffer
- Decode instruction (DI)
  - Determine the opcode and the operand specifiers
- Calculate operands (CO)
  - Calculate the effective address of each source operand
  - This may involve displacement, register indirect, indirect, or other forms of address calculation

- Fetch operands (FO)
  - Fetch each operand from memory
  - Operands in registers need not be fetched
- Execute instruction (EI)
  - Perform the indicated operation and store the result, if any, in the specified destination operand location
- Write operand (WO)
  - Store the result in memory

## Timing Diagram for Instruction Pipeline Operation




Figure 14.10 Timing Diagram for Instruction Pipeline Operation

# The Effect of a Conditional Branch on Instruction Pipeline Operation




Figure 14.11 The Effect of a Conditional Branch on Instruction Pipeline Operation

#### Six Stage Instruction Pipeline





Figure 14.12 Six-Stage Instruction Pipeline

### Alternative Pipeline Depiction



(a) No branches (b) With conditional branch

fi di co fo ei wo

**I**1

**I4** 

**I**7

I15

I16 I15

Ι1

**I**4

116 115

116 115

116 115

I16 I15

**I**1

**I**4

Figure 14.13 An Alternative Pipeline Depiction

### Pipeline Hazards

Occur when the pipeline, or some portion of the pipeline, must stall because conditions do not permit continued execution

There are three types of hazards:

- Resource
- Data
- Control

Also referred to as a pipeline bubble




#### Resource Hazards


A resource hazard occurs when two or more instructions that are already in the pipeline need the same resource

The result is that the instructions must be executed in serial rather than parallel for a portion of the pipeline

A resource hazard is sometimes referred to as a structural hazard




(a) Five-stage pipeline, ideal case



(b) I1 source operand in memory

Figure 14.15 Example of Resource Hazard



**RAW** 

Figure 14.16 Example of Data Hazard

#### **Data Hazards**

A data hazard occurs when there is a conflict in the access of an operand location

### Types of Data Hazard

- Read after write (RAW), or true dependency
  - An instruction modifies a register or memory location
  - Succeeding instruction reads data in memory or register location
  - Hazard occurs if the read takes place before write operation is complete
- Write after read (WAR), or antidependency
  - An instruction reads a register or memory location
  - Succeeding instruction writes to the location
  - Hazard occurs if the write operation completes before the read operation takes place
- Write after write (WAW), or output dependency
  - Two instructions both write to the same location
  - Hazard occurs if the write operations take place in the reverse order of the intended sequence

#### **Control Hazard**

- Also known as a branch hazard
- Occurs when the pipeline makes the wrong decision on a branch prediction
- Brings instructions into the pipeline that must subsequently be discarded
- Dealing with Branches:
  - Multiple streams
  - Prefetch branch target
  - Loop buffer
  - Branch prediction
  - Delayed branch

### Multiple Streams

A simple pipeline suffers a penalty for a branch instruction because it must choose one of two instructions to fetch next and may make the wrong choice

A brute-force approach is to replicate the initial portions of the pipeline and allow the pipeline to fetch both instructions, making use of two streams

#### Drawbacks:

- With multiple pipelines there are contention delays for access to the registers and to memory
- Additional branch instructions may enter the pipeline before the original branch decision is resolved

#### **Prefetch Branch Target**

- When a conditional branch is recognized, the target of the branch is prefetched, in addition to the instruction following the branch
- Target is then saved until the branch instruction is executed
- If the branch is taken, the target has already been prefetched
- IBM 360/91 uses this approach

### **Loop Buffer**

 Small, very-high speed memory maintained by the instruction fetch stage of the pipeline and containing the n most recently fetched instructions, in sequence

#### Benefits:

- Instructions fetched in sequence will be available without the usual memory access time
- If a branch occurs to a target just a few locations ahead of the address of the branch instruction, the target will already be in the buffer
- This strategy is particularly well suited to dealing with loops
- Similar in principle to a cache dedicated to instructions
  - Differences:
    - The loop buffer only retains instructions in sequence
    - Is much smaller in size and hence lower in cost

#### **Branch Prediction**

- Various techniques can be used to predict whether a branch will be taken:
  - 1. Predict never taken These approaches are static
  - 2. Predict always taken They do not depend on the execution history up to the time of the conditional branch instruction
  - 3. Predict by opcode
  - 1. Taken/not taken switch hese approaches are dynamic They depend on the execution history
  - 2. Branch history table

#### **Branch Prediction Flow Chart**




Figure 14.18 Branch Prediction Flow Chart

#### **Branch Prediction State Diagram**




Figure 14.19 Branch Prediction State Diagram