


Need of Paging


Non-contiguous memory allocation

A process can be spanned & put up in fragments in diff. memory locations.



So a process is divided into
pages before it gets into Main memory


When we do partition of a process in a
sec secondary memory it's called paging
while when we do partition of a process
in RAM it's called framing.



Page size = Frame size


External fragmentation & totally removed

for e.g.



Page size = frame size = 1KB

Now P₂ & P₄ complete execution
& P₅ of size 4KB comes



Pages P1

Q

60	0	15	Bytes
1	2	3	

(P1)

Process size = 4B

Page size = 2B

$$\begin{aligned} \text{No. of pages/process} &= \frac{4B}{2B} \\ &= 2 \end{aligned}$$

6	0	1	frame no.	Bytes
1	2	3		N/M size = 16B
2	4	5		frame size = 2B
3	6	7		
4	8	9		No. of frames = 16B / 2B
5	10	11		
6	12	13		
7	14	15		= 8 frames

M/M

E.g.

CPU wants byte no. 3 of P1

So CPU wants the
data stored at
9th byte in N/M

0	10	11	
1	2	3	
2	4	5	P10
3	6	7	
4	8	9	P11
5	10	11	
6	12	13	
7	14	15	

So we need to
convert address
generated by CPU
to addr. of N/M.
secondary (Absolute add.)

→ This task is done by MMU (Memory management unit).

→ For this conversion, MMU uses page table.

Page table of P1

0	f2
1	f4

P1


Size of page table =

No. of pages

No. of entries in P.T. =
No. of pages

CPU generates logical address

Logical address has
2 parts



Page offset is the size of a page

i.e. Max. no. of bits in page offset

is max. no. - min. no. of bits required
to represent page size.

Bits in

$$\text{Offset} \quad \text{Page offset} = \log_2 (\text{page size})$$

$$\text{Page number} = \log_2 \left(\frac{\text{No. of entries}}{\text{in P.T.}} \right)$$

For e.g. in this case CPU generates a logical address

P.ng. P.O.



Now we would look at the entry of pa at pos. 1 of page table

& we'll look at 2nd bit in M/M i.e.
bit at pos. 1 in M/M.

Physical address is the address of the main memory.


P.A. depends on the size of main memory

$$\text{Bits in P.A.} = \log_2 (\text{size of M/M})$$

∴ In this case, bits b_{bits} ?

$$\text{bits in P.A.} = \log_2 (\text{size}) = \log_2 (16) = 4$$

∴ P.A.



$$\boxed{\text{bits in frame offset} = \log_2 (\text{frame size})}$$


$$\therefore \text{Here bits in f.O.} = \log_2 2 = 1$$

$$\boxed{\text{bits in Frame no.} = \log_2 (\text{No. of frames})}$$

Here

P.A.


3 1



$$\boxed{\text{frame offset} = \text{Page offset}}$$

Here the P.A. address collectively represents 9 (1001).

In a nutshell



$$2^{10} = 1 \text{ K} \quad 2^{20} = 1 \text{ M} \quad 2^{30} = 1 \text{ G} \quad 2^{40} = 1 \text{ T}$$

PAGE NO.:



Memory is byte addressable

LAS (logical address space) = 4 GB

PAS (Physical) —————— = 64 MB

Page size = 4 KB

No. of pages = ?

No. of frames = ?

No. of entries in Page table = ?

Size of page table = ?

$$LA = \log_2 (\text{LAS})$$

$$LA = \log_2 (2^2 \times 2^{30}) = \log_2 (2^{32})$$

$$\boxed{LA = 32 \text{ bits}}$$

$$LA = \boxed{\begin{matrix} \text{P.N.} & \text{P.O.} \\ \hline \end{matrix}} \quad 32 \text{ bits}$$

$$\text{Page offset} = \log_2 (\text{page size})$$

$$= \log_2 (2^2 \cdot 2^{10}) = \log_2 \log_2 (2^{12})$$

$$\boxed{\therefore \text{Page offset} = 12 \text{ bits}}$$

$$\text{No. of pages} = 2^{\text{Page no. (bits)}}$$

$$\text{No. of pages} = 2^{20}$$

Size of P.T. = No. of entries in P.T.
X
Page table entry size


PAGE NO.:		
-----------	--	--

PA = ~~does~~)

$$PA = \log_2 (PAS) = \log_2 (2^6 \cdot 2^{20})$$

$$PA = \log_2 (2^{26})$$

$$\boxed{PA = 26 \text{ bits}}$$



As we know page size = frame size

\therefore frame offset = page offset = 12 bits

\therefore No. of frames = 2^{12} in frame no.

$$\boxed{\text{No. of frames} = 2^{14}}$$

No. of entries in page table = No. of pages in a process

$$\boxed{\therefore \text{No. of entries in P.T.} = 2^{20}}$$

Size of page table = $\frac{1}{2}$ No. of entries in P.T.

X

Bits in frame no.

\therefore P.T. containing the frame no. where the particular page is stored

$$\boxed{\text{Size of P.T.} = 2^{20} \times 14 \text{ bits}}$$

1 word = 1 byte if nothing is mentioned

PAGE NO.:		
-----------	--	--

Q Consider a system which has LA = 7 bits, PA = 6 bits, page size = 8 words then calculate the no. of pages & no. of frames

$$LA = \begin{array}{c} \leftarrow 4 \rightarrow \leftarrow 3 \rightarrow \\ \boxed{P.N. \quad P.O.} \\ \xleftarrow[7 \text{ bits}]{\quad} \end{array}$$

$$P.O. = \log_2 (\frac{\text{Page}}{\text{size}})$$

$$P.O. = \log_2 (2^3)$$

$$= 3$$

$$\boxed{N_{\text{p.}} \text{ of pages} = 2^{P.N.} = 2^4}$$

Ans - 0

$$PA = \begin{array}{c} \leftarrow 3 \rightarrow \leftarrow 3 \rightarrow \\ \boxed{F.N. \quad F.O.} \\ \xleftarrow[6 \text{ bits}]{\quad} \end{array}$$

$$F.O. = P.O. = 3$$

$$\boxed{N_{\text{p.}} \text{ of frame} = 2^{F.N.} = 2^3}$$

N_{p.} of entries in a P.T. = N_{p.} of page in a process
= ~~2⁴~~ 2⁴

$$\begin{aligned} \text{Size of P.T.} &= 2^4 \times 2^3 = 2^7 \text{ B} \\ &= 2^4 \times 3 \\ &= \boxed{3 \times 2^4 \text{ B}} \end{aligned}$$

Page table entry:

Frame no.	Valid(1)/ Invalid(0)	Protection (R,W,X)	Reference (0/1)	Caching	Dirty
Mandatory field	Optional field				

Valid/Invalid = represents whether the page is present there or not
 1 → present 0 → absent

Protection:

R = Read W = Write X = Execute

The given process can read (R), write (W) or execute (X) based on these permissions

Reference:

When we swap-in & swap-out pages, then this field tell us whether if we brought the page into M/R at some pt. of time

Caching:

Whenever the user wants fresh data, we should enable caching


If the user wants redundant data then enable caching

Dirty:

Tells us whether the page is modified or not.

1 → Modified

0 → Not Modified



page table

Need of multi-level paging:

If the size of P.T. (page table) is bigger than the size of the frame
 So we need to divide the page table into smaller pages

E.g.

Q1 P.A.S (Physical Addr. Space) = 256 MB
L.A.S (Logical Address) = 4 GB

Frame size = 4 KB

Page table entry = ~~2 bits~~ & 2 bytes

Ex:

Frame offset = \log_2 (Frame size)

$$= \log_2 (2^{12})$$

Frame offset = 12 bits ~~&~~ = Page offset

$$P.A. = \log_2 (2^8 \cdot 2^{20}) = 28 \text{ bits}$$

F.N. F.O.

16	12
$\longleftrightarrow 28 \longrightarrow$	

$$L.A. = \log_2 (LAS) = \log_2 (2^{32}) = 32 \text{ bits}$$

P.N. P.O.

20	12
$\longleftrightarrow 32 \longrightarrow$	


No. of entries in P.T. = $2^{P.N.} = 2^{20}$

Size of P.T. = $2^{20} \times 2 = 2 \text{ MB}$

Here we can see size of P.T. = 2 MB &
size of frame of M/M = 4 KB, as 2 MB
won't come in 4 KB we divide the pages
further

Divide the page table by 4KB

$$\text{No. of pages after division} = \frac{2 \text{ MB}}{4 \text{ KB}} = \frac{2^{21}}{2^{12}} = 2^9$$



$$\text{Size} = 2^9 \times 2 = 2^{10}$$

No. of entries in each page = $\frac{\text{Page size}}{\text{size of page table entry}}$

$$= \frac{4 \text{ KB}}{2^1 \cdot 2^{10}} = \frac{2^2}{2^1} = 2^1$$

$$= 2^1 = 2 \cdot 2^{10} \text{ B}$$

= ~~2 KB~~ 2¹¹ entries

No. of entries in each page = 2¹¹

L1 L.A. =

P.N. P.O.


20	12
9	11

Address translation scheme

logical address

9 11 12

P₁ P₂ d



Inverted Paging


For this let's understand normal paging

Normal paging

- Each process has its own page table
- P-T. would be stored in M/M
- For e.g. if we have 10 processes then each one of them has their own P.T.
- If every process has 1 or 2 pages of its own in M/M
- We need to use 10 frames to store the P-T. in the M/M
- As we know M/M is divided so if we use some frames only for storing P-T. it would be very inefficient.

Inverted paging

- The concept says that OS would maintain only 1 P.T. for entire system
- The OS maintains one global P.T. for entire system




Ng. of entries in Inverted page table (I.P.T.) = Ng. of frames in M/M

Searching time is very high as we need to search linearly for each page

Q Consider a virtual address space of 32 bits & page size of 4KB. System is having a RAM of 128KB. Then what will be the ratio of P.T. & inverted P.T. size if each entry in both is of size 4B?

- A) $2^{15}:1$ B) $2^{20}:1$ C) $2^{10}:1$ D) $2^{12}:1$

Virtual Address space



$$P.O. = \log_2(4\text{ KB}) = \log_2(2^{12}) = 12$$


$$\text{No. of pages} = 2^{20}$$

$$\text{Size of P.T.} = 2^{20} \times 4\text{B} = 4\text{MB}$$

In I.P.T.,

No. of entries = No. of frames in M/M
in P.T.

P Physical Addr. space:



$$\text{No. of frames} = 2^5$$


$$\text{I.P.T. size} = 4 \times 2^5\text{B}$$

$$\frac{\text{P-T. Size}}{\text{I.P-T. Size}} = \frac{4 \times 2^5}{4 \times 2^{20}} = \frac{1}{2^{15}} \quad \frac{4 \times 2^{20}}{4 \times 2^8} = \underline{2^{15}}$$

Paging vs Segmentation:

Suppose we have a `add()` function which performs addition.


So we divide the program in fixed partition (pages) in the concept of paging.



`f3` doesn't contain the entire code, after `f3` executes then the CPU needs to quickly fetch `f4` otherwise `add()` won't get executed properly.


Here if after execution of `f3` we don't get `f4` then the problem of page fault arises.

Segmentation: It divides the code into unequal segments for e.g. consider the above scenario. So we divide the code into segments & store it in memory.



∴ CPU would generate a logical address which we need to convert into Physical address.

We use segment table to convert logical add. addr. to physical add.



Advant

for e.g.

L-A. 0011 200

so we want segment 3
first

Then we check whether

the offset is less than size or

P.T. Segment table

So we read the data from 2300 to 2500
& give it to the CPU..

→ If offset + size is greater than the
size in S.T. we end up in a trap

→ Here we group the related data into
same segments

Overlay: If the size of my process is more than the size of memory, then I can make that process accomodate in the M/R by using the concept of overlay.

Idea: Only load necessary parts of a program into memory at a given time, freeing up memory for other tasks.

Implementation:

Divide the process ~~into~~ & the code/function code / functionality need needed first would be loaded into M/R.

When the work of that functionality is done then we would bring it out & bring in another partition which is needed & the process would continue.

Problem: No driver in the OS ~~to decide~~ which supports the overlay

→ Here the user needs to decide on its own how to divide that process/program so that whenever we bring the partition, we should be able to execute its functionality properly & the subsequent process should continue.

→ Also the code in one partition shouldn't depend on the other.

The concept of overlay is only used in embedded systems, the functions therein are fixed.

But in PC's processes are of diff. sizes, so we can't leave it over to the user.

Q Consider a 2 pass assembler pass 1: 80KB,
pass 2: 90KB
Symbol table: 30KB
Common routine: 20KB

At a time only one pass is in use, what is min. partition size reqd of overlay driver of 10KB size.

If we load both the ~~passes~~ passes, then mem. reqd = $80 + 90 + 30 + 20 + 10 = 230\text{ KB}$

$$\text{For pass 1} = 80 + 30 + 20 + 10 = 140\text{ KB}$$

$$\text{For pass 2} = 90 + 30 + 20 + 10 = 150\text{ KB}$$

So, we need to choose max. of pass 1 & pass 2, \therefore the larger one would definitely accommodate both the passes.

Ans: 150KB