
System I

Instruction Set Architecture

Bo Feng, Lei Wu, Rui Chang

Zhejiang University

Disclaimer

- **Many images and resources used in this lecture are collected from the Internet, and they are used only for the educational purpose. The copyright belong to the original owners, respectively.**

- **Part of slides credit to**
 - David A. Patterson and John L. Hennessy. Computer Organization and Design RISC-V Edition: The Hardware Software Interface, 1st Edition.
 - John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach, 6th Edition.
 - Andrew Waterman and David A. Patterson. The RISC-V Reader: An Open Architecture Atlas.
 - CSCE 513, Prof. Yonghong Yan @ University of North Carolina at Charlotte
 - CENG3420, Bei Yu @ The Chinese University of Hong Kong
 - CS 3410, Prof. Hakim Weatherspoon @ Cornell University
 - CS 162, Prof. Sam Kumar @ UC Berkeley
 - CSc 453, Prof. Saumya Debray @ University of Arizona

Overview

- RISC-V ISA
- RISC-V Assembly Language

Overview

- RISC-V ISA
- RISC-V Assembly Language

What is RISC-V?

- RISC-V (pronounced "risk-five") is an ISA standard
 - An open-source implementation of a reduced instruction set computing (RISC) based instruction set architecture (ISA)
 - There was RISC-I, II, III, IV before
- Most ISAs: X86, ARM, Power, MIPS, SPARC
 - Commercially protected by patents
 - Preventing practical efforts to reproduce the computer systems.
- RISC-V is open
 - Permitting any person or group to construct compatible computers
 - Use associated software
- Originated in 2010 by researchers at UC Berkeley
 - Krste Asanović, David Patterson and students
- ISA Specifications
 - Unprivileged specification version 20191213 (v2.2)
 - Privileged specification version 20211203 (v1.11)
 - More on github: <https://github.com/riscv/riscv-isa-manual>



RISC-V: The Free and Open RISC
Instruction Set Architecture

<https://riscv.org/>

Goals in Defining RISC-V

- A completely open ISA that is freely available to academia and industry
- A real ISA suitable for direct native hardware implementation, not just simulation nor binary translation
- An ISA that avoids “over-architecting” for
 - A particular microarchitecture style (e.g., microcoded, in-order, decoupled, out-of-order) or
 - Implementation technology (e.g., full-custom, ASIC, FPGA), but which allows efficient implementation in any of these
- RISC-V ISA includes
 - A small base integer ISA, usable by itself as a base for customized accelerators or for educational purposes, and
 - Optional standard extensions, to support general-purpose software development
 - Optional customer extensions
- Support for the revised 2008 IEEE-754 floating-point standard

RISC-V Principles

- Generally kept very simple and extendable
 - Whether short, long, or variable
- Separated into multiple specifications
 - User-level ISA spec (compute instructions)
 - Compressed ISA spec (16-bit instructions)
 - Privileged ISA spec (supervisor-mode instructions)
 - More...
- ISA support is given by RV + word-width + extensions supported
 - E.g., RV32I means 32-bit RISC-V with support for the I (integer) instruction set

User-Level ISA

- Defines the normal instructions needed for computation
 - A mandatory **base integer ISA**
 - **I: Integer instructions:**
 - ALU
 - Branches/jumps
 - Loads/stores
 - **Standard extensions**
 - M: Integer Multiplication and Division
 - A: Atomic Instructions
 - F: Single-Precision Floating-Point
 - D: Double-Precision Floating-Point
 - C: Compressed Instructions (16 bit)
 - **G = IMAFD: integer base + four standard extensions**
 - Optional extensions

Basic RISC-V ISA

- Both 32-bit and 64-bit address space variants
 - RV32 and RV64
- Easy to subset/extend for education/research
 - RV32IM, RV32IMA, RV32IMAFD, RV32G
- SPEC on the website
 - www.riscv.org

Name of base or extension	Functionality
RV32I	Base 32-bit integer instruction set with 32 registers
RV32E	Base 32-bit instruction set but with only 16 registers; intended for very low-end embedded applications
RV64I	Base 64-bit instruction set; all registers are 64-bits, and instructions to move 64-bit from/to the registers (LD and SD) are added
M	Adds integer multiply and divide instructions
A	Adds atomic instructions needed for concurrent processing; see Chapter 5
F	Adds single precision (32-bit) IEEE floating point, includes 32 32-bit floating point registers, instructions to load and store those registers and operate on them
D	Extends floating point to double precision, 64-bit, making the registers 64-bits, adding instructions to load, store, and operate on the registers
Q	Further extends floating point to add support for quad precision, adding 128-bit operations
L	Adds support for 64- and 128-bit decimal floating point for the IEEE standard
C	Defines a compressed version of the instruction set intended for small-memory-sized embedded applications. Defines 16-bit versions of common RV32I instructions
V	A future extension to support vector operations (see Chapter 4)
B	A future extension to support operations on bit fields
T	A future extension to support transactional memory
P	An extension to support packed SIMD instructions: see Chapter 4
RV128I	A future base instruction set providing a 128-bit address space

RISC-V Processor State

- Program counter (**PC**)
- 32 32/64-bit integer registers (**x0-x31**)
 - x0 always contains a 0
 - x1 to hold the return address on a call.
- 32 floating-point (FP) registers (**f0-f31**)
 - Each can contain a single- or double-precision FP value (32-bit or 64-bit IEEE FP)
- FP status register (**fsr**), used for FP rounding mode & exception reporting

XLEN-1	0	FLEN-1
x0 / zero		f0
x1		f1
x2		f2
x3		f3
x4		f4
x5		f5
x6		f6
x7		f7
x8		f8
x9		f9
x10		f10
x11		f11
x12		f12
x13		f13
x14		f14
x15		f15
x16		f16
x17		f17
x18		f18
x19		f19
x20		f20
x21		f21
x22		f22
x23		f23
x24		f24
x25		f25
x26		f26
x27		f27
x28		f28
x29		f29
x30		f30
x31		f31
XLEN		FLEN
XLEN-1	0	31
pc		fcsr
XLEN		32

RV32I

Integer Computation

add {immediate}

subtract

{and
or
exclusive or} {immediate}

{shift left logical
shift right arithmetic
shift right logical} {immediate}

load upper immediate
add upper immediate to pc

set less than {immediate} {unsigned}

Control transfer

branch {equal
not equal}

branch {greater than or equal
less than} {unsigned}

jump and link {register}

Loads and Stores

load
store {byte
halfword
word}

load {byte
halfword} {unsigned}

Miscellaneous instructions

fence loads & stores
fence.instruction & data

environment {break
call}

control status register {read & clear bit
read & set bit
read & write} {immediate}

ALU Instructions

Example instruction	Instruction name	Meaning
add x1,x2,x3	Add	$\text{Regs}[x1] \leftarrow \text{Regs}[x2] + \text{Regs}[x3]$
addi x1,x2,3	Add immediate unsigned	$\text{Regs}[x1] \leftarrow \text{Regs}[x2] + 3$
lui x1,42	Load upper immediate	$\text{Regs}[x1] \leftarrow 0^{32} \# 42 \# 0^{12}$
sll x1,x2,5	Shift left logical	$\text{Regs}[x1] \leftarrow \text{Regs}[x2] << 5$
slt x1,x2,x3	Set less than	$\text{if } (\text{Regs}[x2] < \text{Regs}[x3])$ $\text{Regs}[x1] \leftarrow 1 \text{ else } \text{Regs}[x1] \leftarrow 0$

Figure A.26 The basic ALU instructions in RISC-V are available both with register-register operands and with one immediate operand. LUI uses the U-format that employs the rs1 field as part of the immediate, yielding a 20-bit immediate.

Load/Store Instructions

Example instruction	Instruction name	Meaning
ld x1,80(x2)	Load doubleword	$\text{Regs}[x1] \leftarrow \text{Mem}[80 + \text{Regs}[x2]]$
lw x1,60(x2)	Load word	$\text{Regs}[x1] \leftarrow {}_{64} \text{Mem}[60 + \text{Regs}[x2]]_0 {}^{32} \# \# \text{Mem}[60 + \text{Regs}[x2]]$
lwu x1,60(x2)	Load word unsigned	$\text{Regs}[x1] \leftarrow {}_{64} 0 {}^{32} \# \# \text{Mem}[60 + \text{Regs}[x2]]$
lb x1,40(x3)	Load byte	$\text{Regs}[x1] \leftarrow {}_{64} (\text{Mem}[40 + \text{Regs}[x3]]_0) {}^{56} \# \# \text{Mem}[40 + \text{Regs}[x3]]$
lbu x1,40(x3)	Load byte unsigned	$\text{Regs}[x1] \leftarrow {}_{64} 0 {}^{56} \# \# \text{Mem}[40 + \text{Regs}[x3]]$
lh x1,40(x3)	Load half word	$\text{Regs}[x1] \leftarrow {}_{64} (\text{Mem}[40 + \text{Regs}[x3]]_0) {}^{48} \# \# \text{Mem}[40 + \text{Regs}[x3]]$
f1w f0,50(x3)	Load FP single	$\text{Regs}[f0] \leftarrow {}_{64} \text{Mem}[50 + \text{Regs}[x3]] \# \# 0 {}^{32}$
f1d f0,50(x2)	Load FP double	$\text{Regs}[f0] \leftarrow {}_{64} \text{Mem}[50 + \text{Regs}[x2]]$
sd x2,400(x3)	Store double	$\text{Mem}[400 + \text{Regs}[x3]] \leftarrow {}_{64} \text{Regs}[x2]$
sw x3,500(x4)	Store word	$\text{Mem}[500 + \text{Regs}[x4]] \leftarrow {}_{32} \text{Regs}[x3]_{32..63}$
fsw f0,40(x3)	Store FP single	$\text{Mem}[40 + \text{Regs}[x3]] \leftarrow {}_{32} \text{Regs}[f0]_{0..31}$
fsd f0,40(x3)	Store FP double	$\text{Mem}[40 + \text{Regs}[x3]] \leftarrow {}_{64} \text{Regs}[f0]$
sh x3,502(x2)	Store half	$\text{Mem}[502 + \text{Regs}[x2]] \leftarrow {}_{16} \text{Regs}[x3]_{48..63}$
sb x2,41(x3)	Store byte	$\text{Mem}[41 + \text{Regs}[x3]] \leftarrow {}_8 \text{Regs}[x2]_{56..63}$

Figure A.25 The load and store instructions in RISC-V. Loads shorter than 64 bits are available in both sign-extended and zero-extended forms. All memory references use a single addressing mode. Of course, both loads and stores are available for all the data types shown. Because RV64G supports double precision floating point, all single precision floating point loads must be aligned in the FP register, which are 64-bits wide.

Control Transfer Instructions

Example instruction	Instruction name	Meaning
jal x1,offset	Jump and link	$\text{Regs}[x1] \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{PC} + (\text{offset} \ll 1)$
jalr x1,x2,offset	Jump and link register	$\text{Regs}[x1] \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{Regs}[x2] + \text{offset}$
beq x3,x4,offset	Branch equal zero	$\text{if } (\text{Regs}[x3] == \text{Regs}[x4]) \text{ PC} \leftarrow \text{PC} + (\text{offset} \ll 1)$
bgt x3,x4,name	Branch not equal zero	$\text{if } (\text{Regs}[x3] > \text{Regs}[x4]) \text{ PC} \leftarrow \text{PC} + (\text{offset} \ll 1)$

Figure A.27 Typical control flow instructions in RISC-V. All control instructions, except jumps to an address in a register, are PC-relative.

RISC-V Dynamic Instruction Mix for SPECint2006

Program	Loads	Stores	Branches	Jumps	ALU operations
astar	28%	6%	18%	2%	46%
bzip	20%	7%	11%	1%	54%
gcc	17%	23%	20%	4%	36%
gobmk	21%	12%	14%	2%	50%
h264ref	33%	14%	5%	2%	45%
hmmer	28%	9%	17%	0%	46%
libquantum	16%	6%	29%	0%	48%
mcf	35%	11%	24%	1%	29%
omnetpp	23%	15%	17%	7%	31%
perlbench	25%	14%	15%	7%	39%
sjeng	19%	7%	15%	3%	56%
xalancbmk	30%	8%	27%	3%	31%

Figure A.29 RISC-V dynamic instruction mix for the SPECint2006 programs. Omnetpp includes 7% of the instructions that are floating point loads, stores, operations, or compares; no other program includes even 1% of other instruction types. A change in gcc in SPECint2006, creates an anomaly in behavior. Typical integer programs have load frequencies that are 1/5 to 3x the store frequency. In gcc, the store frequency is actually higher than the load frequency! This arises because a large fraction of the execution time is spent in a loop that clears memory by storing x0 (not where a compiler like gcc would usually spend most of its execution time!). A store instruction that stores a register pair, which some other RISC ISAs have included, would address this issue.

RISC-V Hybrid Instruction Encoding

- 16, 32, 48, 64, ... bits length encoding
- Base instruction set (RV32) always has fixed 32-bit instructions with lowest two bits = 11_2
- All branches and jumps have targets at 16-bit granularity (even in base ISA where all instructions are fixed 32 bits)

	xxxxxxxxxxxxxxaa	16-bit ($aa \neq 11$)	
	xxxxxxxxxxxxxx	xxxxxxxxxxxxbbb11	32-bit ($bbb \neq 111$)
...xxxx	xxxxxxxxxxxxxx	xxxxxxxxxx011111	48-bit
...xxxx	xxxxxxxxxxxxxx	xxxxxxxxxx0111111	64-bit
...xxxx	xxxxxxxxxxxxxx	xnnnxxxxx1111111	(80+16*nnn)-bit, $nnn \neq 111$
...xxxx	xxxxxxxxxxxxxx	x111xxxxx1111111	Reserved for ≥ 192 -bits

Byte Address: base+4

base+2

base


Four Core RISC-V Instruction Formats

- <https://github.com/riscv/riscv-opcodes/>

Additional opcode bits/immediate

Additional opcode bits

7-bit opcode field
(but low 2 bits = 11_2)



Aligned on a four-byte boundary in memory. There are variants!

Sign bit of immediates always on bit 31 of instruction. Register fields never move.

RISC-V Encoding Summary

Name	Field						Comments
Field size	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	imm[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	Stores
B-type	imm[12,10:5]	rs2	rs1	funct3	imm[4:1,11]	opcode	Conditional branch format
J-type	imm[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	imm[31:12]				rd	opcode	Upper immediate format

Immediate Encoding Variants

31	30	25 24	21	20	19	15 14	12 11	8	7	6	0
funct7		rs2		rs1		funct3		rd		opcode	R-type
		imm[11:0]		rs1		funct3		rd		opcode	I-type
imm[11:5]		rs2		rs1		funct3	imm[4:0]		opcode		S-type
imm[12]	imm[10:5]	rs2		rs1	funct3	imm[4:1]	imm[11]	rd		opcode	B-type
		imm[31:12]						rd		opcode	U-type
imm[20]	imm[10:1]	imm[11]	imm[19:12]					rd		opcode	J-type

- S-type vs. B-type
 - The 12-bit immediate field is used to encode branch offsets in multiples of 2 in the B format. Instead of shifting all bits in the instruction-encoded immediate left by one in hardware as is conventionally done, the middle bits (imm[10:1]) and sign bit stay in fixed positions, while the lowest bit in S format (inst[7]) encodes a high-order bit in B format.
- U-type vs. J-type
 - Similarly, the 20-bit immediate is shifted left by 12 bits to form U immediates and by 1 bit to form J immediates. The location of instruction bits in the U and J format immediates is chosen to maximize overlap with the other formats and with each other.

Immediate Encoding Variants


31	30	25 24	21	20	19	15 14	12 11	8	7	6	0
funct7		rs2		rs1		funct3		rd		opcode	R-type
imm[11:0]			rs1		funct3		rd		opcode		I-type
imm[11:5]		rs2		rs1		funct3	imm[4:0]		opcode		S-type
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode				B-type
imm[31:12]				rd		opcode					U-type
imm[20]	imm[10:1]	imm[11]	imm[19:12]		rd		opcode				J-type



31	30	20 19	12	11	10	5	4	1	0
— inst[31] —			inst[30:25]	inst[24:21]	inst[20]				I-immediate
— inst[31] —			inst[30:25]	inst[11:8]	inst[7]				S-immediate
— inst[31] —		inst[7]	inst[30:25]	inst[11:8]	0				B-immediate
inst[31]	inst[30:20]	inst[19:12]	— 0 —						U-immediate
— inst[31] —		inst[19:12]	inst[20]	inst[30:25]	inst[24:21]	0			J-immediate

RISC-V Addressing Modes


1. Immediate addressing




2. Register addressing



3. Base addressing, i.e., displacement addressing



4. PC-relative addressing



ALU Instructions: R-Type

R-type (Register)

- rs1 and rs2 are the source register, rd is the destination
- ADD/SUB
- SLT, SLTU: set less than
- SRL, SLL, SRA: shift logic or arithmetic left or right

31	25 24	20 19	15 14	12 11	7 6	0
funct7	rs2	rs1	funct3	rd	opcode	
7	5	5	3	5	7	
0000000	src2	src1	ADD/SLT/SLTU	dest	OP	
0000000	src2	src1	AND/OR/XOR	dest	OP	
0000000	src2	src1	SLL/SRL	dest	OP	
0100000	src2	src1	SUB/SRA	dest	OP	

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	$rd = rs1 + rs2$	
sub	SUB	R	0110011	0x0	0x20	$rd = rs1 - rs2$	
xor	XOR	R	0110011	0x4	0x00	$rd = rs1 \wedge rs2$	
or	OR	R	0110011	0x6	0x00	$rd = rs1 \mid rs2$	
and	AND	R	0110011	0x7	0x00	$rd = rs1 \& rs2$	
sll	Shift Left Logical	R	0110011	0x1	0x00	$rd = rs1 << rs2$	
srl	Shift Right Logical	R	0110011	0x5	0x00	$rd = rs1 >> rs2$	
sra	Shift Right Arith*	R	0110011	0x5	0x20	$rd = rs1 >> rs2$	msb-extends
slt	Set Less Than	R	0110011	0x2	0x00	$rd = (rs1 < rs2)?1:0$	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	$rd = (rs1 < rs2)?1:0$	zero-extends

ALU Instructions: I-Type

- I-type (immediate), all immediates in all instructions are sign extended

- ADDI: adds sign extended 12-bit immediate to rs1
- SLTI(U): set less than immediate
- ANDI/ORI/XORI: logical operations
- SLLI/SRLI/SRAI: shifts by constants

I-type instructions end with I

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs1	funct3	rd	opcode	
12	5	3	5	7	
I-immediate[11:0]	src	ADDI/SLTI[U]	dest	OP-IMM	
I-immediate[11:0]	src	ANDI/ORI/XORI	dest	OP-IMM	

31	25 24	20 19	15 14	12 11	7 6	0
imm[11:5]	imm[4:0]	rs1	funct3	rd	opcode	
7	5	5	3	5	7	
0000000	shamt[4:0]	src	SLLI	dest	OP-IMM	
0000000	shamt[4:0]	src	SRLI	dest	OP-IMM	
0100000	shamt[4:0]	src	SRAI	dest	OP-IMM	

ALU Instructions: U-Type

- LUI/AUIPC: load upper immediate/add upper immediate to PC

31	12 11	7 6	0
imm[31:12]	rd	opcode	
20	5	7	
U-immediate[31:12]	dest	LUI	
U-immediate[31:12]	dest	AUIPC	

- Writes 20-bit immediate to top of destination register
- Used to build large immediates
- 12-bit immediates are signed, so have to account for sign when building 32-bit immediates in 2-instruction sequence (LUI high-20 bits, ADDI low-12 bits)

Load/Store Instructions: I/S-Type

- Load instruction (I-type)
 - $rd = \text{MEM}(\text{rs1} + \text{imm})$
- Store instruction (S-type)
 - $\text{MEM}(\text{rs1} + \text{imm}) = \text{rs2}$

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs1	funct3	rd	opcode	
12 offset[11:0]	5 base	3 width	5 dest	7 LOAD	

31	25 24	20 19	15 14	12 11	7 6	0
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	
7 offset[11:5]	5 src	5 base	3 width	5 offset[4:0]	7 STORE	

Control Transfer Instructions: J-Type

- No architecturally visible delay slots
 - Unconditional jumps: PC + offset target
 - JAL: jump and link, also writes PC + 4 to x1, J-type
 - Offset scaled by 1-bit left shift – can jump to 16-bit instruction boundary (same for branches)
 - JLAR: jump and link register where imm (12bits) + rd1 = target

31	30	21	20	19	12 11	7 6	0
imm[20]	imm[10:1]	imm[11]	imm[19:12]		rd	opcode	
1	10	1	8		5	7	
offset[20:1]					dest	JAL	

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs1	funct3	rd	opcode	
12	5	3	5	7	
offset[11:0]	base	0	dest	JALR	

Control Transfer Instructions: B-Type

- No architecturally visible delay slots
- Conditional branches: B-type and PC + offset target

12-bit signed immediate split across two fields

31	30	25 24	20 19	15 14	12 11	8	7	6	0
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]		opcode	
1	6	5	5	3	4	1		7	
offset[12,10:5]		src2	src1	BEQ/BNE	offset[11,4:1]			BRANCH	
offset[12,10:5]		src2	src1	BLT[U]	offset[11,4:1]			BRANCH	
offset[12,10:5]		src2	src1	BGE[U]	offset[11,4:1]			BRANCH	

Branches, compare two registers, PC + (immediate << 1) target
(signed offset in multiples of two). Branches do not have delay slot.

Where is NOP?

ADDI x0, x0, 0

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs1	funct3	rd	opcode	
12	5	3	5	7	
0	0	ADDI	0	OP-IMM	

Privileged ISA: Modes

- RISC-V privileged spec defines 3 levels of privilege, called modes
 - Machine mode is the highest privileged mode and the only required mode

Level	Encoding	Name	Abbreviation
0	00	User/Application	U
1	01	Supervisor	S
2	10	<i>Reserved</i>	
3	11	Machine	M


- More-privileged modes generally have access to all of the features of less-privileged modes, and they add additional functionality not available to less-privileged modes, such as the ability to handle interrupts and perform I/O. Processors typically spend most of their execution time in their least-privileged mode; interrupts and exceptions transfer control to more-privileged modes.

Software Stack and Instructions

- Implementations might provide anywhere from 1 to 4 privilege modes trading off reduced isolation for lower implementation cost

Number of levels	Supported Modes	Intended Usage
1	M	Simple embedded systems
2	M, U	Secure embedded systems
3	M, S, U	Systems running Unix-like operating systems

- RISC-V privileged software stack



- RV32/64 privileged instructions

`{
 machine-mode
 supervisor-mode} trap retunu
supulorode fence.viutammouru
watt for inturupt`

RISC-V Reference Card

Open RISC-V Reference Card ①

Base Integer Instructions: RV32I and RV64I						RV Privileged Instructions					
Category	Name	Fmt	RV32I Base	+RV64I	Category	Name	Fmt	RV mnemonic			
Shifts	Shift Left Logical	R SLL rd,rs1,rs2	SLLW rd,rs1,rs2		Trap	Mach-mode trap return	R MRET				
	Shift Left Log. Imm.	I SLLI rd,rs1,shamt	SLLIW rd,rs1,rs2		Supervisor mode trap return	R SRET					
	Shift Right Logical	R SRL rd,rs1,rs2	SRLW rd,rs1,rs2		Interrupt	Wait for interrupt	R WFI				
	Shift Right Log. Imm.	I SRLI rd,rs1,shamt	SRLIW rd,rs1,shamt		MMU	Virtual Memory FENCE	R SFENCE.VMA rs1,rs2				
	Shift Right Arithmetic	R SRA rd,rs1,rs2	SRAW rd,rs1,rs2								
	Shift Right Arith. Imm.	I SRAI rd,rs1,shamt	SRAIW rd,rs1,shamt								
Arithmetic	ADD	R ADD rd,rs1,rs2	ADDW rd,rs1,rs2								
	ADD Immediate	I ADDI rd,rs1,imm									
	SUBtract	R SUB rd,rs1,rs2									
	Load Upper Imm	U LUI rd,imm									
	Add Upper Imm to PC	U AUPIPC rd,imm									
Logical	XOR	R XOR rd,rs1,rs2									
	XOR Immediate	I XORI rd,rs1,imm									
	OR	R OR rd,rs1,rs2									
	OR Immediate	I ORI rd,rs1,imm									
	AND	R AND rd,rs1,rs2									
	AND Immediate	I ANDI rd,rs1,imm									
Compare	Set <	R SLT rd,rs1,rs2									
	Set < Imm	I SLTI rd,rs1,imm									
	Set < Unsigned	R SLTU rd,rs1,rs2									
	Set < Imm Unsigned	I SLTUI rd,rs1,imm									
Branches	Branch =	B BEQ rs1,rs2,imm									
	Branch ≠	B BNE rs1,rs2,imm									
	Branch <	B BLT rs1,rs2,imm									
	Branch ≥	B BGE rs1,rs2,imm									
	Branch < Unsigned	B BLTU rs1,rs2,imm									
	Branch ≥ Unsigned	B BGEU rs1,rs2,imm									
Jump & Link	Jump & Link J&L	J JAL rd,imm									
	Jump & Link Register	I JALR rd,rs1,imm									
Synch	Synch Thread	I FENCE									
	Synch Instr & Data	I FENCE.I									
Environment	CALL	I ECALL									
	BREAK	I EBREAK									
Control Status Register (CSR)	Read/Write	I CSRRW rd,csr,rs1									
	Read & Set Bit	I CSRRS rd,csr,rs1									
	Read & Clear Bit	I CSRRC rd,csr,rs1									
	Read/Write Imm	I CSWRW rd,csr,imm									
	Read & Set Bit Imm	I CSRSRI rd,csr,imm									
	Read & Clear Bit Imm	I CSRRCI rd,csr,imm									
Loads	Load Byte	I LB rd,rs1,imm									
	Load Halfword	I LH rd,rs1,imm									
	Load Byte Unsigned	I LBUD rd,rs1,imm									
	Load Half Unsigned	I LHUD rd,rs1,imm									
	Load Word	I LW rd,rs1,imm									
Stores	Store Byte	S SB rs1,rs2,imm									
	Store Halfword	S SH rs1,rs2,imm									
	Store Word	S SW rs1,rs2,imm SD rs1,rs2,imm									

Optional Compressed Extension: RV64C

All RV32C (except C.JAL, 4 word loads, 4 word stores) plus:

- ADD Word (C.ADDW)
- ADD Imm. Word (C.ADDIW)
- ADD Imm. Word (C.ADDSP)
- Subtract Word (C.SUBW)
- Store Doubleword (C.SD)
- Store Doubleword SP (C.SDSP)

32-bit Instruction Formats														
R	31	27	26	25	24	20	19	15	14	12	11	7	6	0
	funct7		rs2	rs1	funct3	rd	opcode							
I				imm[1:0]	rs1	funct3	rd	opcode						
S	imm[11:5]		rs2	rs1	funct3	imm[4:0]	opcode							
B	imm[12:10:5]		rs2	rs1	funct3	imm[4:1:11]	opcode							
U		imm[31:12]			rd	opcode								
J	imm[20:10:11:19:12]				rd	opcode								
	funct3													

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32/64C. Registers x1-x31 and the PC are 32 bits wide in RV32I and 64 in RV64I (x0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.

Open RISC-V Reference Card ②

Optional Multiply-Divide Instruction Extension: RVM						Optional Vector Extension: RVV					
Category	Name	Fmt	RV32M (Multiply-Divide)	+RV64M	Category	Name	Fmt	RV32V/RV64V			
Multiply	MUL	R MUL rd,rs1,rs2	MULW rd,rs1,rs2		SET Vector Len.	R SETVL rd,rs1					
	MUL High	R MULH rd,rs1,rs2	MULHSU rd,rs1,rs2		MULtiple High REMainder	R VMULH rd,rs1,rs2					
	MULtiple High Uns	R MULHU rd,rs1,rs2			R VRBM rd,rs1,rs2						
	MULtiple High Uns	R MULHU rd,rs1,rs2			Shift Left Log.	R VSLL rd,rs1,rs2					
Divide	DIVide	R DIV rd,rs1,rs2	DIVW rd,rs1,rs2		Shift Right Log.	R VSRL rd,rs1,rs2					
	DIVide Unsigned	R DIVU rd,rs1,rs2	DIVWU rd,rs1,rs2		Shift R. Arith.	R VSRA rd,rs1,rs2					
Remainder	REMAinder	R REM rd,rs1,rs2	REMW rd,rs1,rs2		Load	I VLD rd,rs1,imm					
	REMAinder Unsigned	R REMU rd,rs1,rs2	REMWW rd,rs1,rs2		Load Strided	R VLDS rd,rs1,rs2					
					Load Indexed	R VLDX rd,rs1,rs2					
Optional Atomic Instruction Extension: RVA						Optional Atomic Instruction Extension: RVA					
Category	Name	Fmt	RV32A (Atomic)	+RV64A	Category	Name	Fmt	RV32A(RV64)			
Load	Load Reserved	R LR.W rd,rs1	LR.D rd,rs1		STore	S VST rd,rs1,imm					
	Store Conditional	R SC.W rd,rs1,rs2	SC.D rd,rs1,rs2		STore Strided	R VSTS rd,rs1,rs2					
	Swap	R SWAP rd,rs1,rs2	AMOSWAP.D rd,rs1,rs2		STore Indexed	R VSTX rd,rs1,rs2					
Add	ADD	R AADD.M rd,rs1,rs2	AMOADD.D rd,rs1,rs2		AMO SWAP	R AMOSWAP rd,rs1,rs2					
	AMO ADD	R AMOADD.D rd,rs1,rs2	AMOADD.D rd,rs1,rs2		AMO ADD	R AMOADD rd,rs1,rs2					
	AMO AND	R AMOAND.D rd,rs1,rs2	AMOAND.D rd,rs1,rs2		AMO AND	R AMOAND rd,rs1,rs2					
	AMO OR	R AMOOR.D rd,rs1,rs2	AMOOR.D rd,rs1,rs2		AMO OR	R AMOOR rd,rs1,rs2					
	AMO MINimum	R AMOMIN.D rd,rs1,rs2	AMOMIN.D rd,rs1,rs2		AMO MAXimum	R AMAXOM rd,rs1,rs2					
	AMO MAXimum	R AMAXOM rd,rs1,rs2	AMAXOM rd,rs1,rs2								
	Predicate =	R VPBQ rd,rs1,rs2									
	Predicate ≠	R VPNE rd,rs1,rs2									
	Predicate <	R VPLT rd,rs1,rs2									
	Predicate ≥	R VPGE rd,rs1,rs2									
	Predicate AND	R VPAND rd,rs1,rs2									
	Pred. AND NOT	R VPANDN rd,rs1,rs2									
	Predicate OR	R VPOR rd,rs1,rs2									
	Predicate XOR	R VPXOR rd,rs1,rs2									
	Predicate NOT	R VPNOT rd,rs1									
	Pred. SWAP	R VPWSWAP rd,rs1									
Two Optional Floating-Point Instruction Extensions: RVF & RVD						Calling Convention					
Category	Name	Fmt	RV32(F[D]) (SP DP FL, Pt.)	+RV64(F[D])	Category	Name	Fmt	Register	ABI Name	Saver	
Move	Move from Integer	R FMW.W,X rd,rs1	FMW.D,X rd,rs1		Move	R VMOV rd,rs1					
	Move to Integer	R FMV.X,W rd,rs1	FMV.X,D rd,rs1		ConVerT	R VCVT rd,rs1					
Convert	ConVerT from Int	R FCVT.(S D).W rd,rs1	FCVT.(S D).L rd,rs1		ConVerT	R VCVT rd,rs1					
	ConVerT from Int Unsigned	R FCVT.(S D).W rd,rs1	FCVT.(S D).W rd,rs1		ConVerT	R VCVT rd,rs1					
	ConVerT to Int Unsigned	R FCVT.LU.(S D) rd,rs1	FCVT.LU.(S D) rd,rs1		ConVerT	R VCVT rd,rs1					
					ConVerT	R VCVT rd,rs1					
Load	Load	I FL(W,D) rd,rs1,imm			Register	A BI Name					
	Store	S FS(W,D) rs1,rs2,imm									
Arithmetic	ADD	R FADD.(S D) rd,rs1,rs2	x0 zero								
	SUBtract	R FSUB.(S D) rd,rs1,rs2	x1 ra								
	MULtiply	R FMUL.(S D) rd,rs1,rs2	x2 sp								
	DIVide	R FDIV.(S D) rd,rs1,rs2	x3 gp								
	Square Root	R FSQRT.(S D) rd,rs1	x4 tp								
Mul-Add	Multiply-ADD	R FMADD.(S D) rd,rs1,rs2,rs3	x5-7 t0-2 Caller								
	Multiply-SUBtract	R FMSUB.(S D) rd,rs1,rs2,rs3	x8 s0/fp Callee								
	Neg. Mul-SUB	R FMNSUB.(S D) rd,rs1,rs2,rs3	x9 s1 Callee								
	Neg. Mul-ADD	R FMNMADD.(S D) rd,rs1,rs2,rs3	x10-11 a0-1 Caller								
Sign Inject	SIGN inject	R FSIGNJ.W(S D) rd,rs1,rs2	x12-17 a2-7 Caller								
	Negative SIGN source	R FSIGNJN.W(S D) rd,rs1,rs2	x18-27 s2-11 Caller								
	Xor SIGN source	R FSIGNJX.W(S D) rd,rs1,rs2	x28-31 t3-t6 Caller								
Min/Max	MINimum	R FMIN.(S D) rd,rs1,rs2	f0-7 ft0-7 Caller								
	MAXimum	R FMAX.(S D) rd,rs1,rs2	f8-9 fs0-1 Caller								
Compare	compare Float =	R FEQ.(S D) rd,rs1,rs2	f10-11 f0-1 Caller								
	compare Float <	R FLT.(S D) rd,rs1,rs2	f12-17 f2-7 Caller								
	compare Float ≤	R FLE.(S D) rd,rs1,rs2	f18-27 f2-11 Caller								
Categorize	CLASSify type	R FCCLASS.(S D) rd,rs1	f28-31 f8-11 Caller								
Configure	Read Status	R FCSR rd	zero Hardwired zero								
	Read Rounding Mode	R FRRM rd	ra Return address								
	Read Flags	R FRFLAGS rd	sp Stack pointer								
	Swap Status Reg	R PCSR rd,rs1	gp Global pointer								
	Swap Rounding Mode	R PSRM rd,rs1	tp Thread pointer								
	Swap Flags	R PSFLAGS rd,rs1	t0-0,ft0-7 Temporaries								
	Swap Rounding Mode Imm	I PSRMI rd,imm	s0-11,f0-11,s0-11,f0-11 Saved registers								
	Swap Flags Imm	I PSFLAGSI rd,imm	a0-7,fa0-7 Function args								

RISC-V calling convention and five optional extensions: 4 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-bit data (RV32F, RV32D); and 53 RV32V. Using regex notation, {} means set, so FADD.F is both FADD and FADD.D. RV32(F[D]) adds registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fCSR. RV32V adds vector registers v0-v31, vector predicate registers vp0-vp7, and vector length register vL. RVV0 adds a few instructions: RVM gets 4, RVA 11, RVF 6, RVD 6, and RVV0.

Specifications and Software

- Specification from RISC-V website
 - <https://riscv.org/specifications/>
- RISC-V software includes
 - Toolchain projects
 - <https://wiki.riscv.org/display/HOME/Toolchain+Projects>
 - A simulator (“spike”)
 - <https://github.com/riscv-software-src/riscv-isa-sim>
 - Standard simulator QEMU (Upstream now)
 - <https://github.com/riscv/riscv-qemu>
- Operating systems support exists for Linux (Upstream now)
 - <https://github.com/riscv/riscv-linux>
- A javascript ISA simulator to run a RISC-V Linux system on a web browser
 - <https://github.com/riscv/riscv-angel>