


QMTECH XC7A100T-200T WUKONG BOARD

USER MANUAL



Preface

The QMTECH® XC7A100T Wukong board uses Xilinx Artix®-7 devices to demonstrate the highest performance-per-watt fabric, transceiver line rates, DSP processing, and AMS integration in a cost optimized FPGA. Featuring the [MicroBlaze™ soft processor](#) and 1,066Mb/s DDR3 support, the family is the best value for a variety of cost and power-sensitive applications including software-defined radio, machine vision cameras, and low-end wireless backhaul.

Table of Contents

1. INTRODUCTION.....	3
1.1 DOCUMENT SCOPE.....	3
1.2 KIT OVERVIEW.....	3
2. GETTING STARTED.....	4
2.1 INSTALL DEVELOPMENT TOOLS.....	4
2.2 QMTECH XC7A100T WUKONG BOARD HARDWARE DESIGN.....	5
2.2.1 <i>FPGA Power Supply</i>	5
2.2.2 <i>SPI Flash Boot</i>	6
2.2.3 <i>System Clock</i>	7
2.2.4 <i>User Extension I/Os</i>	7
2.2.1 <i>3.3V Power Supply</i>	8
2.2.2 <i>JTAG Port</i>	9
2.2.3 <i>User LEDs</i>	9
2.2.4 <i>User Keys</i>	9
2.2.5 <i>DDR3 Memory</i>	10
2.2.6 <i>GTP Interface</i>	11
3. REFERENCE.....	12
4. REVISION.....	13



1. Introduction

1.1 Document Scope

This demo user manual introduces the QMTECH XC7A100T Wukong board and describes how to setup the board running with application software Xilinx Vivado 2018.3. Users may employ the on board rich logic resource FPGA XC7A100T-2FGG676I and large DDR3 memory MT41K128M16 to implement various applications. The Wukong board also has many non-multiplexed FPGA IOs for extending customized modules, such as UART module, CMOS/CCD camera module, LCD/HDMI/VGA display module etc.

1.2 Kit Overview

Below section lists the parameters of the QMTECH XC7A100T Wukong board:

- On-Board FPGA: XC7A100T-2FGG676I;
- On-Board FPGA external crystal frequency: 50MHz;
- XC7A100T-2FGG676I has rich block RAM resource up to 4,860Kb;
- XC7A100T-2FGG676I has 101,440 logic cells;
- On-Board S25FL128L SPI Flash, 16M bytes for user configuration code;
- On-Board 256MB Micron DDR3, MT41K128M16JT-125:K;
- On-Board core power supply for FPGA by using MP8712 wide input range DC/DC;
- XC7A100T board provides camera interface, 2xPMOD headers and 40P Male header for User IOs;
- XC7A100T board has 3 user switches;
- XC7A100T board has 4 user LEDs;
- XC7A100T board has one Micro SD Card slot;
- XC7A100T board provides HDMI display interface;
- XC7A100T board provides GTP(4 lanes TX/RX) interface through 26P 2.54mm pitch header.
- XC7A100T board has JTAG interface, by using 6p, 2.54mm pitch header;
- XC7A100T board PCB size is: 9.96cm x 9.96cm;
- Default power source for board is: 2A@5V DC, the DC header type: DC-050, 5.5mmx2.1mm;




Figure 1-1. QMTECH XC7A100T Wukong Board Bottom View

2. Getting Started

Below image shows the dimension of the QMTECH XC7A100T Wukong board: 9.96cm x 9.96cm. The unit in below image is millimeter(mm).




Figure 2-1. QMTECH XC7A100T Wukong Board Dimension

2.1 Install Development Tools

The QMTECH XC7A100T Wukong board tool chain consists of Xilinx Vivado 2018.3, Xilinx USB platform cable, XC7A100T Wukong board and 5V DC power supply. Below image shows the Xilinx Vivado 2018.3 development environment which could be downloaded from [Xilinx office website](#):




Figure 2-2. Vivado 2018.3



2.2.2 SPI Flash Boot

In default, the FPGA XC7A100T boots from external SPI Flash, detailed hardware design is shown in below figure. The SPI flash is using S25FL128L manufactured by Cypress, with 128Mbit memory storage.




Figure 2-4. SPI Flash

The FPGA boot sequence setting M0:M1:M2 is configured as 1:0:0 which indicates FPGA will boot from SPI Flash after power on.




Figure 2-5. M0:M1:M2 Hardware Settings

The LED D1 will be turned on after the FPGA successfully loading configuration file from SPI Flash during power on stage. In this case, LED D1 could be used as FPGA loading status indicator.




Figure 2-6. FPGA_DONE Status Indicator



2.2.3 System Clock

FPGA chip XC7A100T-2FTG676I has system clock frequency 50MHz which is directly provided by external crystal. The crystal is designed with high accuracy and stability with low temperature drift 10ppm/° c. Below image shows the detailed hardware design:





Figure 2-7. 50MHz System Clock

2.2.4 User Extension I/Os

The XC7A100T board has one 40P 2.54mm pitch male header which could be used for extending user modules, such as ADC/DAC module, audio/video module, ethernet module, etc.



The XC7A100T board has 2 PMOD interfaces and one camera interface.




Figure 2-8. Extension IO

2.2.1 3.3V Power Supply

The XC7A100T's core power supply is using high efficiency DC/DC chip MP8712 provided by MPS. The MP8712 supports wide voltage input range from 3V to 18V. It can provide up to 12A Continuous/15A Peak Output Current. In normal use case, 5V DC power supply is suggested to be applied on the board. The power on sequence for the Xilinx 7 Series FPGAs is 1.0V → 1.8 → 1.35V → 3.3V. Below image shows the hardware design for these power supplies.




Figure 2-9. Power Supply Hardware Design

2.2.2 JTAG Port

The on board JTAG port uses 6P 2.54mm pitch header which could be easily connected to Xilinx USB platform cable. Below image shows the hardware design of the JTAG port:




Figure 2-10. JTAG Port

2.2.3 User LEDs

Below image shows two user LEDs and 3.3V power supply indicator:




Figure 2-11. LEDs

2.2.4 User Keys

Below image shows the PROGRAM_B key and two user keys:




Figure 2-12. Keys



2.2.5 DDR3 Memory

The XC7A100Tboard has on board 16bit width data bus, 256MB memory size DDR3 MT41K128M16JT-125:K provided by Micron. Below image shows the detailed hardware design:




Figure 2-13. DDR3 Memory



2.2.6 GTP Interface

The XC7A100T FPGA has two QUAD GTPs which could be used for high speed communication. E.g. Sata, PCIE, SRIIO, etc. In the Wukong board hardware design, the QUAD 216 is not used so these transceiver related pins are connected to ground or left unconnected. For the QUAD213 design, an external 125MHz LVDS crystal is connected to MGT_CLK0 and all the remain transceiver pins are connected to 26P 2.54mm pitch male headers. All these differential TX/RX pairs are precisely designed with length match.




Figure 2-14. GTP Interface



3. Reference

- [1] ug470_7Series_Config.pdf
- [2] ds181_Artix_7_Data_Sheet.pdf
- [3] ug475_7Series_Pkg_Pinout.pdf
- [4] S25FL256L_S25FL128L_256-MB_32-MB_128-MB_16-MB_3.0_V_FL-L_FLASH_MEMORY.pdf
- [5] MT41J128M16JT-125K.pdf

上海勤谋电子科技有限公司



4. Revision

Doc. Rev.	Date	Comments
0.1	21/04/2021	Initial Version.
1.0	26/04/2021	V1.0 Formal Release.

