


State machine diagram for the 2-Way associative  
 "else" Rd & Wn.



mem\_system.v Interface

Provided Output:

DataOut, Done, Stall, CacheHit, err,

Provided Input:

Addr, DataIn, Rd, Wr, createdump, clk, rst

// Cache/Mem module signals are CAPITALIZED  
STATES

We chose to use the same FSM for both the direct mapped and 2-way set associative caches  
Added assignment/logic on the schematic of the set associative cache to make FSM compatible

-----  
Set-ups regardless of the state:

- assign cache\_TAG\_IN = Addr\_reg[15:11]
- assign cache\_INDEX = Addr\_reg[10:3]
- assign cache\_OFFSET = Addr\_reg[2:0] // if Addr\_reg[0] = 1, set err = 1
- dff Addr\_reg = Addr
- assign cache\_RD = Rd\_reg
- dff Rd\_reg = Rd
- dff Wr\_reg = Wr
- assign cache\_DATA\_IN = DataIn\_reg
- dff DataIn\_reg = DataIn

0. Default Settings:

- Next state: idle
- cache\_ENABLE = 0
- cache\_COMP = 0
- cache\_WRITE = 0
- cache\_VALID\_IN = X
- mem\_RD = 0
- mem\_WR = 0
- fsm\_err = 0

1. Idle

- If RD & WR = 1
  - Set fsm\_err = 1
  - Next state: **idle**
- If RD = 1
  - Set inputs to the cache module
    - cache\_ENABLE = 1
    - cache\_COMP = 1
  - Next state: **check\_hit**

- If WR = 1
  - Set inputs to the cache module
    - cache\_ENABLE = 1
    - cache\_COMP = 1
    - cache\_WRITE = 1
  - Next state: **check\_hit**
- Else
  - Next state: **idle**

## 2. Check\_hit

- if HIT = 1 AND VALID = 0
  - Next state: miss
- if HIT = 1 AND VALID = 1
  - set DONE = 1
  - if RD\_reg = 1: DataOut = cache\_data\_out
  - Next state: idle
- if HIT = 0
  - Next state: miss

## 3. miss

- if VALID = (0 or 1) and DIRTY = 0
  - Don't need to write back to memory
  - Get data from memory, write to cache, and set DataOut if RD\_reg is 1
  - Next state: get\_mem\_data
- if VALID = 1 and DIRTY = 1
  - Need to write back to memory
  - After write back, get data from memory, write to cache, set DataOut if RD\_reg is 1
  - Next state: write\_back\_mem

## 4. Get\_mem\_data

- Set inputs to mem module
  - mem\_RD = 1
  - ADDR is direct wire, no need to set here
  - Next state: get\_mem\_wait\_1

## 5. Get\_mem\_wait\_1

- Next state: mem\_data\_ready

## 6. mem\_data\_ready (Write the value to the cache)

- Set inputs to the cache module
  - cache\_ENABLE = 1
  - cache\_COMP = 0

- cache\_WRITE = 1
- cache\_DATA\_IN = mem\_DataOut
- cache\_VALID\_IN = 1
- Next state: wait\_cache\_write

#### 7. Write\_cache\_write

- if RD\_reg : DataOut = mem\_DataOut
- DONE = 1
- Next state: idle

#### 8. Write\_back\_mem

- mem\_Data\_in = cache\_Data\_Out
- mem\_WR = 1
- mem\_ADDR = {tag\_out, index, offset}
- Next state: get\_mem\_wait\_1

#### 9. Write\_back\_mem\_wait\_1

- Next state: get\_mem\_wait\_2

#### 10. Write\_back\_mem\_wait\_2

- Next state: get\_mem\_wait\_3

#### 11. Write\_back\_mem\_wait\_3

- Next state: get\_mem\_done

#### 12. Write\_back\_mem\_done

- Next state: get\_mem\_data

#### 13. Default

- Next state: idle