

```
mem_system.v Interface
Provided Output:
   DataOut, Done, Stall, CacheHit, err,
Provided Input:
   Addr, DataIn, Rd, Wr, createdump, clk, rst
```

// Cache/Mem module signals are CAPITALIZED STATES

We chose to use the same FSM for both the direct mapped and 2-way set associative caches Added assignment/logic on the schematic of the set associative cache to make FSM compatible

-----

Set-ups regardless of the state:

- assign cache\_TAG\_IN = Addr\_reg[15:11]
- assign cache\_INDEX = Addr\_reg[10:3]
- assign cache OFFSET = Addr reg[2:0] // if Addr reg[0] = 1, set err = 1
- dff Addr reg = Addr
- assign cache RD = Rd reg
- dff Rd reg = Rd
- dff Wr reg = Wr
- assign cache\_DATA\_IN = DataIn\_reg
- dff DataIn\_reg = DataIn

### 0. Default Settings:

- Next state: idle
- cache ENABLE = 0
- cache COMP = 0
- cache\_WRITE = 0
- cache\_VALID\_IN = X
- mem RD = 0
- mem WR = 0
- fsm\_err = 0

## 1. Idle

- If RD & WR = 1
  - Set fsm err = 1
  - Next state: idle
- If RD = 1
  - Set inputs to the cache module
    - cache ENABLE = 1
    - cache COMP = 1
  - Next state: check\_hit

- If WR = 1
  - Set inputs to the cache module
    - cache ENABLE = 1
    - cache\_COMP = 1
    - cache WRITE = 1
  - Next state: check\_hit
- Else
  - o Next state: idle

### 2. Check\_hit

- if HIT = 1 AND VALID = 0
  - Next state: miss
- if HIT = 1 AND VALID = 1
  - o set DONE = 1
  - if RD reg = 1: DataOut = cache data out
  - Next state: idle
- if HIT = 0
  - Next state: miss

### 3, miss

- if VALID = (0 or 1) and DIRTY = 0
  - Don't need to write back to memory
  - Get data from memory, write to cache, and set DataOut if RD reg is 1
  - Next state: get mem data
- if VALID = 1 and DIRTY = 1
  - Need to write back to memory
  - After write back, get data from memory, write to cache, set DataOut if RD\_reg is
  - Next state: write\_back\_mem
- 4. Get mem data
  - Set inputs to mem module
    - o mem RD = 1
    - o ADDR is direct wire, no need to set here
    - Next state: get\_mem\_wait\_1
- 5. Get mem wait 1
  - Next state: mem\_data\_ready
- 6. mem data ready (Write the value to the cache)
  - Set inputs to the cache module
    - o cache ENABLE = 1
    - o cache COMP = 0

- o cache\_WRITE = 1
- o cache\_DATA\_IN = mem\_DataOut
- cache\_VALID\_IN = 1
- Next state: wait\_cache\_write

### 7. Write cache write

- if RD\_reg : DataOut = mem\_DataOut
- DONE = 1
- Next state: idle

### 8. Write back mem

- mem\_Data\_in = cache\_Data\_Out
- mem WR = 1
- mem\_ADDR = {tag\_out, index, offset}
- Next state: get\_mem\_wait\_1

# 9.Write\_back\_mem\_wait\_1

Next state: get\_mem\_wait\_2

# 10.Write\_back\_mem\_wait\_2

• Next state: get\_mem\_wait\_3

### 11.Write\_back\_mem\_wait\_3

• Next state: get mem done

### 12.Write\_back\_mem\_done

Next state: get\_mem\_data

#### 13. Default

Next state: idle