

# Reference Schematics For RK3528

## RK3528\_BOX\_REF\_SCH\_V10

### Main Functions Introduction

- 1) Power: DiscretePower:BUCK+LDO or PMIC RK805-6
- 2) RAM: DDR3 4x16bit  
DDR4 2x16Bit  
DDR4 4x16Bit  
LPDDR3 1x32bit  
LPDDR4/LPDDR4X 1x32bit
- 3) ROM: eMMC5.1 or FSPI Flash
- 4) Support: Micro SD Card3.0
- 5) Support: 1 x USB3.0 OTG + 1 x USB2.0 HOST
- 6) Support: 1 x HDMI2.0 TX
- 7) Support: 1 x AV OUT
- 8) Support: SDIO WiFi5 + UART/PCM BT  
PCIE WIFI5 + UART/PCM BT
- 9) Support: 1 x Ethernet(Embed PHY) + 1x Ethernet(RGMII or RMII)
- 10) Support: Optical S/PDIF TX
- 11) Support: IR Receiver
- 12) Support: Audio-MicArray 2xI2S-DMIC or 4xPDM-DMIC
- 13) Support: RECOVER/RESET/SARADC\_BOOT\_KEY,HW\_ID
- 14) Support: 1 x PCIE2.0 Slot
- 15) Support: Debug UART

**Rockchip Confidential**


		Rockchip Electronics Co., Ltd	
Project:	RK3528_REF_SCH		
File:	00.Cover Page		
Date:	Saturday, May 06, 2023		Rev: V1.0
Designed by:	HXS	Reviewed by:	Default Sheet: 1 of 50

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree-DiscretePower
Page 6	04.Power Tree-PMIC RK805-6
Page 7	05.Power Sequence-DiscretePower
Page 8	05.Power Sequence-PMIC RK805-6
Page 9	06.UART Map
Page 10	07.I2C Bus Map
Page 11	08.USB3/PCIE Fun Map
Page 12	10.RK3528 Power/GND
Page 13	11.RK3528 OSC/PLL/PMUIO
Page 14	12.RK3528 DDR Controller
Page 15	13.RK3528 FLASH/SD Controller
Page 16	14.RK3528 USB/PCIE Controller
Page 17	15.RK3528 SARADC/OTP
Page 18	16.RK3528 HDMI Interface
Page 19	17.RK3528 AV OUT
Page 20	18.RK3528 Embed FEPHY
Page 21	19.RK3528_1.8V/3.3V GPIO
Page 22	20.Power-DCIN
Page 23	21.Power-DiscretePower
Page 24	22.Power-PMIC-RK805-6(OPTION)
Page 25	25.USB2/USB3 Port
Page 26	30.DRAM DDR3 4x16bit_96P
Page 27	30.DRAM-DDR4_2x16Bit_96P
Page 28	30.DRAM-DDR4_4x16Bit_96P
Page 29	30.DRAM-LPDDR3_1X32bit_178P
Page 30	30.DRAM-LPDDR4_1X32bit_200P
Page 31	30.DRAM-LPDDR4X_1X32bit_200P
Page 32	40.Flash-eMMC
Page 33	42.Flash-Micro-SD Card
Page 34	43.Flash-SPI FLASH(Option)
Page 35	50.VO-HDMI TX
Page 36	51.VO-AV Interface
Page 37	61.WIF/BT-SDIO_2T2R_AP6275S
Page 38	62.WIF/BT-SDIO_2T2R_RTL8822CS
Page 39	63.WIFI6/BT-PCIE_2T2R_AP6275P
Page 40	65.10/100M-Embed PHY
Page 41	66.Ethernet-FEPHY_RMII
Page 42	67.Ethernet-GEPHY_RGMII
Page 43	76.Audio-Headphone/MICIN
Page 44	77.Audio-MicArray(2xI2S-DMIC)
Page 45	78.Audio-MicArray(4xPDM-DMIC)
Page 46	80.PCIE-PCIE2.0_Slot(OPTION)
Page 47	90.Spdif TX/IR_RX
Page 48	92.Key/HW ID/LED
Page 49	93.Debug UART
Page 50	99.Mark/Hole/Heatsink
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

- NOTE 1:  
Component parameter description  
1. DNP stands for component not mounted temporarily  
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:  
Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

Rockchip Electronics Co., Ltd


Project: RK3528\_REF\_SCH

File: 01.Index and Notes

Date: Saturday, May 06, 2023 Rev: V1.0

Designed by: HXS Reviewed by: Default Sheet: 2 of 50


<b>Version</b>	<b>Date</b>	<b>By</b>	<b>Change Description</b>	<b>Approved</b>
V1.0	2023-05-25	HXS	1:Revision preliminary version	




Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK3528_REF_SCH</b>		
<b>File:</b>	<b>02.Revision History</b>		
<b>Date:</b>	Friday, May 26, 2023		<b>Rev:</b> V1.0
<b>Designed by:</b>	HXS	<b>Reviewed by:</b>	Default Sheet: 3 of 50


RK3528 Block Diagram




RK3528 Power Tree  
-DiscretePower




RK3528 Power Tree  
-PMIC RK805-6



Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RK3528_REF_SCH		
File:	04.Power Tree-PMIC RK805-6		
Date:	Saturday, May 06, 2023	Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	6	of	50

DiscretePower Power Sequence




Power Supply	EXT BUCK&LDO	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	BUCK1	2.0A	VDD_LOGIC VDD_GPU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK2	2.0A	VDD_ARM	Slot:1	0.95V	ON	ON	TBD	TBD
VCC5V0_SYS	LDO1	0.3A	VDD_0V9	Slot:1	0.9V	ON	ON	TBD	TBD
VCC_3V3	LDO2	1.0A	VCC_1V8	Slot:2	1.8V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK3	2.0A	VCC_3V3	Slot:2	3.3V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK4	2.0A	VCC_DDR	Slot:2	ADJ FB=0.6V	ON	ON	TBD	TBD
VCC12V_DCIN	BUCK5	3.0A	VCC5V0_SYS	Slot:0	5.2V	ON	ON	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO	Pin 1J13	✓	✗	VCCIO_PMU	VCC_3V3	3.3V	
VCCIO0	Pin 1N6	✓	✓	VCCIO0	VCCIO_WL	1.8V	
VCCIO1	Pin 1P8	✓	✓	VCCIO1	VCCIO_FLASH	1.8V/3.3V	Select as required
VCCIO2	Pin 1B14	✓	✓	VCCIO2	VCCIO_SD	1.8V/3.3V	SD3.0 Voltage=1.8V SD2.0 Voltage=3.3V 3.3V-->1.8V
VCCIO3	Pin 1M13	✓	✓	VCCIO3	VCC_1V8 VCC_3V3	1.8V 3.3V	Select as required
VCCIO4	Pin 1J3	✓	✓	VCCIO4	VCC_3V3	3.3V	

Rockchip Confidential

# RK805-6 Power Sequence



Power Supply	EXT BUCK&LDO	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	PMIC LDO3	0.1A	VDD_0V9	Slot:1	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC BUCK2	2.5A	VDD_LOGIC VDD_GPU	Slot:2	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC BUCK1	2.5A	VDD_ARM	Slot:2	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.6V	ON	ON	TBD	TBD
VCC_3V3	PMIC LDO1	0.3A	VCC_1V8	Slot:4	1.8V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC LDO2	0.3A	VCC1V8_EMMC	Slot:4	1.8V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC BUCK4	1.5A	VCC_3V3	Slot:5	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.2V	ON	ON	TBD	TBD


## IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO	Pin 1J13	✓	✗	VCCIO_PMU	VCC_3V3	3.3V	
VCCIO0	Pin 1N6	✓	✓	VCCIO0	VCCIO_WL	1.8V	
VCCIO1	Pin 1P8	✓	✓	VCCIO1	VCCIO_FLASH	1.8V/3.3V	Select as required
VCCIO2	Pin 1B14	✓	✓	VCCIO2	VCCIO_SD	1.8V/3.3V	SD3.0 Voltage=1.8V SD2.0 Voltage=3.3V 3.3V-->1.8V
VCCIO3	Pin 1M13	✓	✓	VCCIO3	VCC_1V8	1.8V 3.3V	Select as required
VCCIO4	Pin 1J3	✓	✓	VCCIO4	VCC_3V3	3.3V	


Rockchip Confidential



UART MAP  
RK3528



SPI MAP  
RK3528




Rockchip Confidential

Project:		RK3528_REF_SCH			
File:		06.UART Map			
Date:		Saturday, May 06, 2023		Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	9 of 50

# I2C MAP

## RK3528



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

**Project:** RK3528\_REF\_SCH


**File:** 07.I2C Bus Map

**Date:** Saturday, May 06, 2023 **Rev:** V1.0

**Designed by:** HXS **Reviewed by:** Default **Sheet:** 10 of 50

# USB3/PCIE Fun Map

## Case1: USB2.0 OTG0 + PCIe2.0 x1 Lane




### Note 1:

USB3.0 OTG is backward compatible with USB2.0, it needs to occupy the USB2.0 OTG signal pair.


### Note 2:

MULTI PHY can be configured for PCIe2.0 or USB3.0 interface. PCIe2.0 only work in RC mode, and support both internal/external clock.


## Case2: USB3.0 OTG0




## USB2.0 HOST1




## PCIe2.0 REFCLK



**Rockchip Confidential**


		Rockchip Electronics Co., Ltd	
Project:	RK3528_REF_SCH		
File:	08.USB3/PCIE Fun Map		
Date:	Sunday, May 07, 2023		Rev: V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	11 of 50		

RK3528\_N (POWER)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

RK3528\_O/P/Q (GND)




Rockchip Confidential

Rockchip Electronics Co., Ltd


Project:	RK3528_REF_SCH		
File:	10.RK3528 Power/GND		
Date:	Saturday, May 27, 2023	Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	12 of 50		

# RK3528\_B (OSC/PLL/PMUIO Domain)





**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

 Rockchip Electronics Co., Ltd			
Project:	RK3528_REF_SCH		
File:	11.RK3528 OSC/PLL/PMUIO		
Date:	Saturday, May 06, 2023		Rev: V1.0
Designed by:	HXS	Reviewed by: Default	Sheet: 13 of 50

## RK3528 A (DDR PHY)

Default  
DDR4 DQ

**LPDDR4/4x DQ**

## DDR3 DQ








**LPDDR3 DQ**

Default  
DDR4 AC


LPDDR4/4x AC

DDR3 AC


**LPDDR3 AC**



RK3528\_E (VCCIO1 Domain)




RK3528\_F (VCCIO2 Domain)



Rockchip Confidential


Project: RK3528_REF_SCH		Rev: V1.0	
File: 13.RK3528 FLASH/SD Controller		Sheet: 15 of 50	
Date: Saturday, May 27, 2023	Designed by: HXS	Reviewed by: Default	

# RK3528\_I (USB2.0 OTG/HOST)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3528\_J (PCIE2.0/U3 PHY)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

**Project:** RK3528\_REF\_SCH


**File:** 14.RK3528 USB/PCIE Controller

**Date:** Saturday, May 06, 2023


**Designed by:** HXS **Reviewed by:** Default **Sheet:** 16 of 50



# RK3528\_C (Saradc/OTP)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package



TABLE


Item	Rup	Rdown	ADC	BOOT MODE
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	12K	114	
LEVEL3	100K	27K	228	FSPI--USB
LEVEL4	100K	51K	342	
LEVEL5	100K	82K	456	
LEVEL6	100K	120K	570	EMMC--USB
LEVEL7	100K	200K	683	EMMC--SD Card--USB
LEVEL8	100K	330K	796	SD Card--USB
LEVEL9	100K	820K	910	
LEVEL10	100K	DNP	1023	FSPI--EMMC--SD Card--USB

Rockchip Confidential

Rockchip Electronics Co., Ltd


Project:	RK3528_REF_SCH				
File:	15.RK3528 SARADC/OTP				
Date:	Saturday, May 06, 2023			Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	17 of 50

# RK3528\_L (HDMI PHY)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


**Rockchip Confidential**



Rockchip Electronics Co., Ltd


Project:	RK3528_REF_SCH				
File:	16.RK3528 HDMI Interface				
Date:	Saturday, May 27, 2023			Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	18 of 50

# RK3528\_M (Acodec/VDAC)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


**Rockchip Confidential**



Rockchip Electronics Co., Ltd

Project:	RK3528_REF_SCH				
File:	17.RK3528 AV OUT				
Date:	Saturday, May 06, 2023			Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	19 of 50

# RK3528\_K (Embed FEPHY)



**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd


**Project:** RK3528\_REF\_SCH

**File:** 18.RK3528 Embed FEPHY

**Date:** Saturday, May 06, 2023 **Rev:** V1.0

**Designed by:** HXS **Reviewed by:** Default **Sheet:** 20 of 50

## RK3528 G (VCCIO3 Domain)



010008


VCCIO4 Domain  
Operating Voltage=1.8V/3.3V

Pinmux connections for VCCIO4 Domain:


- Option 1:**
  - R1: GPIO4\_A0\_0
  - R2: GPIO4\_A1\_0
  - R3: GPIO4\_A2\_0
  - R4: GPIO4\_A3\_0
  - R5: GPIO4\_A4\_0
  - R6: GPIO4\_A5\_0
  - R7: GPIO4\_A6\_0
  - R8: GPIO4\_A7\_0
  - R9: GPIO4\_A8\_0
  - R10: GPIO4\_A9\_0
  - R11: GPIO4\_A10\_0
  - R12: GPIO4\_A11\_0
  - R13: GPIO4\_A12\_0
  - R14: GPIO4\_A13\_0
  - R15: GPIO4\_A14\_0
  - R16: GPIO4\_A15\_0
  - R17: GPIO4\_A16\_0
  - R18: GPIO4\_A17\_0
  - R19: GPIO4\_A18\_0
  - R20: GPIO4\_A19\_0
  - R21: GPIO4\_A20\_0
  - R22: GPIO4\_A21\_0
  - R23: GPIO4\_A22\_0
  - R24: GPIO4\_A23\_0
  - R25: GPIO4\_A24\_0
  - R26: GPIO4\_A25\_0
  - R27: GPIO4\_A26\_0
  - R28: GPIO4\_A27\_0
  - R29: GPIO4\_A28\_0
  - R30: GPIO4\_A29\_0
  - R31: GPIO4\_A30\_0
  - R32: GPIO4\_A31\_0
  - R33: GPIO4\_A32\_0
  - R34: GPIO4\_A33\_0
  - R35: GPIO4\_A34\_0
  - R36: GPIO4\_A35\_0
  - R37: GPIO4\_A36\_0
  - R38: GPIO4\_A37\_0
  - R39: GPIO4\_A38\_0
  - R40: GPIO4\_A39\_0
  - R41: GPIO4\_A40\_0
  - R42: GPIO4\_A41\_0
  - R43: GPIO4\_A42\_0
  - R44: GPIO4\_A43\_0
  - R45: GPIO4\_A44\_0
  - R46: GPIO4\_A45\_0
  - R47: GPIO4\_A46\_0
  - R48: GPIO4\_A47\_0
  - R49: GPIO4\_A48\_0
  - R50: GPIO4\_A49\_0
  - R51: GPIO4\_A50\_0
  - R52: GPIO4\_A51\_0
  - R53: GPIO4\_A52\_0
  - R54: GPIO4\_A53\_0
  - R55: GPIO4\_A54\_0
  - R56: GPIO4\_A55\_0
  - R57: GPIO4\_A56\_0
  - R58: GPIO4\_A57\_0
  - R59: GPIO4\_A58\_0
  - R60: GPIO4\_A59\_0
  - R61: GPIO4\_A60\_0
  - R62: GPIO4\_A61\_0
  - R63: GPIO4\_A62\_0
  - R64: GPIO4\_A63\_0
  - R65: GPIO4\_A64\_0
  - R66: GPIO4\_A65\_0
  - R67: GPIO4\_A66\_0
  - R68: GPIO4\_A67\_0
  - R69: GPIO4\_A68\_0
  - R70: GPIO4\_A69\_0
  - R71: GPIO4\_A70\_0
  - R72: GPIO4\_A71\_0
  - R73: GPIO4\_A72\_0
  - R74: GPIO4\_A73\_0
  - R75: GPIO4\_A74\_0
  - R76: GPIO4\_A75\_0
  - R77: GPIO4\_A76\_0
  - R78: GPIO4\_A77\_0
  - R79: GPIO4\_A78\_0
  - R80: GPIO4\_A79\_0
  - R81: GPIO4\_A80\_0
  - R82: GPIO4\_A81\_0
  - R83: GPIO4\_A82\_0
  - R84: GPIO4\_A83\_0
  - R85: GPIO4\_A84\_0
  - R86: GPIO4\_A85\_0
  - R87: GPIO4\_A86\_0
  - R88: GPIO4\_A87\_0
  - R89: GPIO4\_A88\_0
  - R90: GPIO4\_A89\_0
  - R91: GPIO4\_A90\_0
  - R92: GPIO4\_A91\_0
  - R93: GPIO4\_A92\_0
  - R94: GPIO4\_A93\_0
  - R95: GPIO4\_A94\_0
  - R96: GPIO4\_A95\_0
  - R97: GPIO4\_A96\_0
  - R98: GPIO4\_A97\_0
  - R99: GPIO4\_A98\_0
  - R100: GPIO4\_A99\_0
- Option 2:**
  - R1: GPIO4\_A0\_0
  - R2: GPIO4\_A1\_0
  - R3: GPIO4\_A2\_0
  - R4: GPIO4\_A3\_0
  - R5: GPIO4\_A4\_0
  - R6: GPIO4\_A5\_0
  - R7: GPIO4\_A6\_0
  - R8: GPIO4\_A7\_0
  - R9: GPIO4\_A8\_0
  - R10: GPIO4\_A9\_0
  - R11: GPIO4\_A10\_0
  - R12: GPIO4\_A11\_0
  - R13: GPIO4\_A12\_0
  - R14: GPIO4\_A13\_0
  - R15: GPIO4\_A14\_0
  - R16: GPIO4\_A15\_0
  - R17: GPIO4\_A16\_0
  - R18: GPIO4\_A17\_0
  - R19: GPIO4\_A18\_0
  - R20: GPIO4\_A19\_0
  - R21: GPIO4\_A20\_0
  - R22: GPIO4\_A21\_0
  - R23: GPIO4\_A22\_0
  - R24: GPIO4\_A23\_0
  - R25: GPIO4\_A24\_0
  - R26: GPIO4\_A25\_0
  - R27: GPIO4\_A26\_0
  - R28: GPIO4\_A27\_0
  - R29: GPIO4\_A28\_0
  - R30: GPIO4\_A29\_0
  - R31: GPIO4\_A30\_0
  - R32: GPIO4\_A31\_0
  - R33: GPIO4\_A32\_0
  - R34: GPIO4\_A33\_0
  - R35: GPIO4\_A34\_0
  - R36: GPIO4\_A35\_0
  - R37: GPIO4\_A36\_0
  - R38: GPIO4\_A37\_0
  - R39: GPIO4\_A38\_0
  - R40: GPIO4\_A39\_0
  - R41: GPIO4\_A40\_0
  - R42: GPIO4\_A41\_0
  - R43: GPIO4\_A42\_0
  - R44: GPIO4\_A43\_0
  - R45: GPIO4\_A44\_0
  - R46: GPIO4\_A45\_0
  - R47: GPIO4\_A46\_0
  - R48: GPIO4\_A47\_0
  - R49: GPIO4\_A48\_0
  - R50: GPIO4\_A49\_0
  - R51: GPIO4\_A50\_0
  - R52: GPIO4\_A51\_0
  - R53: GPIO4\_A52\_0
  - R54: GPIO4\_A53\_0
  - R55: GPIO4\_A54\_0
  - R56: GPIO4\_A55\_0
  - R57: GPIO4\_A56\_0
  - R58: GPIO4\_A57\_0
  - R59: GPIO4\_A58\_0
  - R60: GPIO4\_A59\_0
  - R61: GPIO4\_A60\_0
  - R62: GPIO4\_A61\_0
  - R63: GPIO4\_A62\_0
  - R64: GPIO4\_A63\_0
  - R65: GPIO4\_A64\_0
  - R66: GPIO4\_A65\_0
  - R67: GPIO4\_A66\_0
  - R68: GPIO4\_A67\_0
  - R69: GPIO4\_A68\_0
  - R70: GPIO4\_A69\_0
  - R71: GPIO4\_A70\_0
  - R72: GPIO4\_A71\_0
  - R73: GPIO4\_A72\_0
  - R74: GPIO4\_A73\_0
  - R75: GPIO4\_A74\_0
  - R76: GPIO4\_A75\_0
  - R77: GPIO4\_A76\_0
  - R78: GPIO4\_A77\_0
  - R79: GPIO4\_A78\_0
  - R80: GPIO4\_A79\_0
  - R81: GPIO4\_A80\_0
  - R82: GPIO4\_A81\_0
  - R83: GPIO4\_A82\_0
  - R84: GPIO4\_A83\_0
  - R85: GPIO4\_A84\_0
  - R86: GPIO4\_A85\_0
  - R87: GPIO4\_A86\_0
  - R88: GPIO4\_A87\_0
  - R89: GPIO4\_A88\_0
  - R90: GPIO4\_A89\_0
  - R91: GPIO4\_A90\_0
  - R92: GPIO4\_A91\_0
  - R93: GPIO4\_A92\_0
  - R94: GPIO4\_A93\_0
  - R95: GPIO4\_A94\_0
  - R96

**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


# 12V/3A DCIN



# VCC5V0\_SYS



**Rockchip Confidential**




Rockchip Electronics Co., Ltd

Project:	RK3528_REF_SCH				
File:	20.Power-DCIN				
Date:	Saturday, May 06, 2023			Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	22 of 50

[illegible][illegible][illegible][illegible][illegible]

## PMIC RK805-6



VCC DDR

Default:DDR4=1.2V

	DDR3	DDR3L	DDR4	LPDDR3	LPDDR4/4x
VCC_DDR	1.53V	1.35V	1.2V	1.25V	1.10V
R2206	110K 1%	82K 1%	62K 1%	68K 1%	47K 1%

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3528_REF_SCH
----------	----------------



File:	22.Power-PMIC-RK805-6(OPTION)
-------	-------------------------------

Date:	Saturday, May 27, 2023	Rev:	V1.0
-------	------------------------	------	------





Designed by:	HXS	Reviewed by:	Default	Sheet:	24 of 50
--------------	-----	--------------	---------	--------	----------



USB2.0\_HOST1



## USB3.0 OTG0



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd


Project:	RK3528_REF_SCH
----------	----------------

<b>File:</b>	<b>25.USB2/USB3 Port</b>
--------------	--------------------------





Date:	Saturday, May 06, 2023			Rev:	V1.0
Page:	1 of 1	Page:	1 of 1	Sheet:	25 of 50

Designed by:	HXS	Reviewed by:	Default	Sheet:	25 of 50
--------------	-----	--------------	---------	--------	----------







# 4X16bit DDR3




DDR4 2X16bit




Notes:  
When use DDP DDR4 SDRAM,  
DDR4 SDRAM' M9 pin connect to DDR\_BG1 net of SOC;  
DDR4 SDRAM' T7 pin connect to GND;  
DDR4 SDRAM' E9 pin connect to GND by 240ohm resistor






LPDDR3 1x32bit  
178ball





LPDDR4 200Ba11








EMMC





U4000B		EMMC B153 2L			
A2	NC2	REFU1	A7	NC196	P14
A8	NC8	REFU2	E5	NC195	P13
A9	NC9	REFU3	E8	NC194	P12
A10	NC10	REFU4	G3	NC193	P11
A11	NC11	REFU5	G10	NC191	P9
A12	NC12	REFU6	K6	NC190	P8
A13	NC13	REFU7	K7	NC184	P2
A14	NC14	REFU8	P7	NC183	P1
		REFU9	P10		
B1	NC15			NC182	N14
B7	NC21			NC181	N13
B8	NC22			NC180	N12
B9	NC23			NC179	N11
B10	NC24			NC178	N10
B11	NC25			NC177	N9
B12	NC26			NC176	N8
B13	NC27			NC175	N7
B14	NC28			NC174	N6
				NC171	N3
				NC169	N1
C1	NC29				
C3	NC31			NC168	M14
				NC167	M13
C7	NC35			NC166	M12
C8	NC36			NC165	M11
C9	NC37			NC164	M10
C10	NC38			NC163	M9
C11	NC39			NC162	M8
C12	NC40			NC161	M7
C13	NC41			NC157	M3
C14	NC42			NC156	M2
				NC155	M1
D1	NC43				
D2	NC44				
D3	NC45			NC154	L14
D4	NC46			NC153	L13
D12	NC54			NC152	L12
D13	NC55			NC151	L3
D14	NC56			NC143	L2
				NC142	L1
				NC141	
E1	NC57				
E2	NC58			NC140	K14
E3	NC59			NC139	K13
E12	NC68			NC138	K12
E13	NC69			NC129	K3
E14	NC70			NC128	K2
				NC127	K1
F1	NC71				
F2	NC72				
F12	NC73			NC126	J14
F13	NC82			NC125	J13
F14	NC83			NC124	J12
	NC84			NC115	J3
				NC114	J2
G1	NC85			NC113	J1
G2	NC86				
G12	NC96			NC112	H14
G13	NC97			NC111	H13
G14	NC98			NC110	H12
				NC101	H3
				NC100	H2
				NC99	H1

Rockchip Confidential


		Rockchip Electronics Co., Ltd	
Project:	RK3528_REF_SCH		
File:	40.Flash-eMMC		
Date:	Saturday, May 06, 2023		Rev: V1.0
Designed by:	HXS	Reviewed by: Default	Sheet: 32 of 50



# TF Card




# VCCIO\_SD



SDIO2.0 SDMMC0\_VOL\_CTRL=H VCCIO\_SD=3.34V(Default)  
SDIO3.0 SDMMC0\_VOL\_CTRL=L VCCIO\_SD=1.816V

# VCC3V3\_SD



SDMMC\_PWREN=L VCC\_SD=3.3V(Default)  
SDMMC\_PWREN=H VCC\_SD=0V

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3528\_REF\_SCH




File: 42.Flash-Micro-SD Card

Date: Saturday, May 06, 2023 Rev: V1.0

Designed by: HXS Reviewed by: Default Sheet: 33 of 50



# FSPI

Default VCC = 1.8V




Project:	RK3528_REF_SCH		
File:	43.Flash-SPI FLASH(Optional)		
Date:	Saturday, May 06, 2023	Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	34	of	50

# HDMI2.0 TX




## HDMI0 TX DDC




## HDMI0 TX CEC




Rockchip Confidential

 Rockchip Electronics Co., Ltd					
Project:	RK3528_REF_SCH				
File:	50.VO-HDMI TX				
Date:	Saturday, May 06, 2023	Rev:	V1.0		
Designed by:	HXS	Reviewed by:	Default	Sheet:	35 of 50

AV\_OUT



2-Vrms Audio Line Driver




**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3528_REF_SCH		
File:	51.VO-AV Interface		
Date:	Saturday, May 06, 2023	Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	36 of 50		




## SDIO WIFI/BT



OPTION	WIFI					BT	Crystals	VDDIO	Option1	Option2	Option3
	a	b/g/n	ac	ax	5GHz						
RTL8822CS UWE5621DS	Yes	Yes	Yes	NO	Yes	5.1	/	1.71~3.6V	No	No	No


Note:  
Yes: option circuit be mounted  
No: option circuit not be mounted

**PCIe WIFI6/BT**



OPTION	WIFI					BT	Crystals	VDDIO	Option1	Option2	Option3
	a	b/g/n	ac	ax	5GHz						
AP6275P /AP6275PR3	Yes	Yes	Yes	Yes	Yes	5.0	37.4MHz	1.71-3.6V	Yes	Yes	Yes

Note:  
Yes: option circuit be mounted  
No: option circuit not be mounted

**Rockchip Confidential**

 Rockchip Electronics Co., Ltd	
<b>Project:</b>	<b>RK3528_REF_SCH</b>
<b>File:</b>	<b>63.WIFI6/BT-PCIe_2T2R_AP6275P</b>
<b>Date:</b>	<b>Saturday, May 06, 2023</b>
<b>Designed by:</b>	<b>HXS</b>
<b>Reviewed by:</b>	<b>Default</b>
<b>Sheet:</b>	<b>39 of 50</b>

# 10/100M Embed FEPHY



Tab up

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	RK3528_REF_SCH				
<b>File:</b>	65.10/100M-Embed PHY				
<b>Date:</b>	Saturday, May 06, 2023			<b>Rev:</b>	V1.0
<b>Designed by:</b>	HXS	<b>Reviewed by:</b>	Default	<b>Sheet:</b>	40 of 50



# FE PHY

>>>GMAC1\_TXD0  
 >>>GMAC1\_TXD1  
 >>>GMAC1\_TXEN  
 >>>GMAC1\_RXD0  
 >>>GMAC1\_RXD1  
 <<<GMAC1\_RXDV\_CRS  
 <<<GMAC1\_MCLKINOUT  
 <<<GMAC1\_MDC  
 <<<GMAC1\_MDIO  
 >>>ETH\_REFCLKO\_25M  
 >>>GMAC1\_Rstn\_L

## Option

## Default

Default: Refclk:MAC output,PHY input



R6618 2 1 4.7K 5% FEPHY\_RXER/FXEN  
 R0402

Pull Low for UTP Mode(default)  
 Pull High for Fiber Mode

R6622 2 1 4.7K 5% FEPHY\_RXD1  
 R0402


Pull Low for LED0 Mode(default)  
 Pull High for WOL Mode WOL:Wake-on-LAN

R6612 2 DNP 1 4.7K 5% FEPHY\_RXD3/CLK\_CTL  
 R0402

**RTL8201F/YT8512C:**  
 Pull Low for RMII REF\_CLK Output mode  
 Pull High for RMII REF\_CLK Input mode(default)


Pull High for RMII mode(default)

FEPHY\_RXDV R6617 2 1 4.7K 5%  
 R0402




## Note: For YT8512C

If GMAC0\_RXDV\_CRS has pull-up  
 resistance by default, then 4.7K  
 pull-down resistance is required



## Default:LED




## PHY Address Config

PHY Address PHYAD[1:0]  
 1 (default) 2'b01

## Note:

RTL8201F/YT8512C only support 3.3V IO  
 VCCIO3 must be changed to 3.3V power supply




**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd


Project:	RK3528_REF_SCH		
File:	66.Ethernet-FEPHY_RMII		
Date:	Saturday, May 06, 2023	Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	41	of	50



# MICIN



## Headphone with Amplifier



**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK3528_REF_SCH</b>
-----------------	-----------------------


File:	76.Audio-Headphone/MICIN
-------	--------------------------

Date:	Saturday, May 27, 2023			Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	43 of 50

## Audio-MicArray(2xI2S-DMIC)



Equal spacing arrangement; according to mic algorithm



## For 2MIC Array Applications

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK3528_REF_SCH</b>
-----------------	-----------------------




File:	77.Audio-MicArray(2xI2S-DMIC)
-------	-------------------------------

Date:	Saturday, May 06, 2023	Rev:	V1.0
-------	------------------------	------	------

Designed by:	HXS	Reviewed by:	Default	Sheet:	44 of 50
--------------	-----	--------------	---------	--------	----------

# Audio-MicArray (4xPDM-DMIC)

PDM\_CLK1 >> PDM\_CLK1  
PDM\_SDI2 << PDM\_SDI2  
PDM\_SDI1 << PDM\_SDI1




LR	Pull Up	Pull Down
Channel	R	L

Reference the datasheet

The SDI line should have a 2.2kohm PD resistor to discharge the line during the time that all microphones on the bus have tristated their outputs.

Equal spacing arrangement; according to mic algorithm



For 4MIC Array Applications

Rockchip Confidential

Rockchip Electronics Co., Ltd


Project:	RK3528_REF_SCH		
File:	78.Audio-MicArray(4xPDM-DMIC)		
Date:	Saturday, May 06, 2023	Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	45	of	50

```

PCIE REFCLKP_100M
PCIE_REFCLKN_100M

PCIE20_TXDP
PCIE20_TXDN
PCIE20_RXDP
PCIE20_RXDN


```




According to the actual choice of mounted  
Cannot be mounted at the same time

<b>Project:</b>	RK3528_REF_SCH				
<b>File:</b>	80.PCIE-PCIE2.0_Slot(OPTION)				
<b>Date:</b>	Saturday, May 06, 2023			<b>Rev:</b>	V1.0
<b>Designed by:</b>	HXS	<b>Reviewed by:</b>	Default	<b>Sheet:</b>	46 of 50

# SPDIF



# IR Receiver




Rockchip Confidential


Rockchip Electronics Co., Ltd

Project:	RK3528_REF_SCH		
File:	90.Spdif TX/IR_RX		
Date:	Saturday, May 06, 2023	Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default
Sheet:	47	of	50


KEY



Work\_LED



HW\_ID



TABLE


	SARADC_IN2	Rup	Rdown	ADC
V1.0	HW_ID0	DNP	100K	0
	HW_ID1	100K	12K	114
	HW_ID2	100K	27K	228
	HW_ID3	100K	51K	342
	HW_ID4	100K	82K	456
	HW_ID5	100K	120K	570
	HW_ID6	100K	200K	683
	HW_ID7	100K	330K	796
	HW_ID8	100K	820K	910
	HW_ID9	100K	DNP	1023

Rockchip Confidential



# Debug UART0

UART0\_TX\_M0/JTAG\_CPU\_TCK\_M1  
UART0\_RX\_M0/JTAG\_CPU\_TMS\_M1






Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3528_REF_SCH			
File:	93.Debug UART			
Date:	Saturday, May 06, 2023			Rev: V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet: 49 of 50




HOLE



Ground GATE (for test)


TOP Mark



BOTTOM Mark



PCB Mark Point



Rockchip Confidential

<b>Rockchip</b> Rockchip Electronics Co., Ltd				
Project:	RK3528_REF_SCH			
File:	99.Mark/Hole/Heatsink			
Date:	Saturday, May 06, 2023		Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet: 50 of 50