Reference Schematics For RK3528

RK3528_BOX_REF_SCH_V10

Main Functions Introduction

1) Power: DiscretePower:BUCK+LDO or PMIC RK805-6

2) RAM: DDR3 4x16bit

DDR4 2x16Bit DDR4 4x16Bit LPDDR3 1x32bit

LPDDR4/LPDDR4X 1x32bit

3) ROM: eMMC5.1 or FSPI Flash

4) Support: Micro SD Card3.0

5) Support: 1 x USB3.0 OTG + 1 x USB2.0 HOST

6) Support: 1 x HDMI2.0 TX

7) Support: 1 x AV OUT

8) Support: SDIO WiFi5 + UART/PCM BT

PCIE WIFI5 + UART/PCM BT

9) Support: 1 x Ethernet(Embed PHY) + 1x Ethernet(RGMII or RMII)

10) Support: Optical S/PDIF TX

11) Support: IR Receiver

12) Support: Audio-MicArray 2xI2S-DMIC or 4xPDM-DMIC 13) Support: RECOVER/RESET/SARADC_BOOT_KEY,HW_ID

14) Support: 1 x PCIE2.0 Slot 15) Support: Debug UART

Rockchip Electronics Co., Ltd							
Project: RK3528_REF_SCH							
File:	0	0.Cove	r Page				
Date:	S	Saturday, May 06, 2023 Rev: V1.0					
Designed by:	н	xs	Reviewed by:	Default	Sheet:	1 of 50	

Table of Content

Table of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree-DiscretePower
Page 6	04.Power Tree-PMIC RK805-6
Page 7	05.Power Sequence-DiscretePower
Page 8	05.Power Sequence-PMIC RK805-6
Page 9	06.UART Map
Page 10	07.I2C Bus Map
Page 11	08.USB3/PCIE Fun Map
Page 12	10.RK3528 Power/GND
Page 13	11.RK3528 OSC/PLL/PMUIO
Page 14	12.RK3528 DDR Controller
Page 15	13.RK3528 FLASH/SD Controller
Page 16	14.RK3528 USB/PCIE Controller
Page 17	15.RK3528 SARADC/OTP
Page 18	16.RK3528 HDMI Interface
Page 19	17.RK3528 AV OUT
Page 20	18.RK3528 Embed FEPHY
Page 21	19.RK3528_1.8V/3.3V GPIO
Page 22	20.Power-DCIN
Page 23	21.Power-DiscretePower
Page 24	22.Power-PMIC-RK805-6(OPTION)
Page 25	25.USB2/USB3 Port
Page 26	30.DRAM DDR3 4x16bit_96P
Page 27	30.DRAM-DDR4_2x16Bit_96P
Page 28	30.DRAM-DDR4_4x16Bit_96P
Page 29	30.DRAM-LPDDR3_1X32bit_178P
Page 30	30.DRAM-LPDDR4_1X32bit_200P
Page 31	30.DRAM-LPDDR4X_1X32bit_200P
Page 32	40.Flash-eMMC
Page 33	42.Flash-Micro-SD Card
Page 34	43.Flash-SPI FLASH(Option)
Page 35	50.VO-HDMI TX
Page 36	51.VO-AV Interface
Page 37	61.WIF/BT-SDIO_2T2R_AP6275S
Page 38	62.WIF/BT-SDIO_2T2R_RTL8822CS
Page 39 Page 40	63.WIFI6/BT-PCIe_2T2R_AP6275P
Page 41	65.10/100M-Embed PHY
Page 42	66.Ethernet-FEPHY_RMII 67.Ethernet-GEPHY_RGMII
Page 43	76.Audio-Headphone/MICIN
Page 44	77.Audio-MicArray(2xI2S-DMIC)
Page 45	78.Audio-MicArray(4xPDM-DMIC)
Page 46	80.PCIE-PCIE2.0_Slot(OPTION)
Page 47	90.Spdif TX/IR_RX
Page 48	92.Key/HW ID/LED
Page 49	93.Debug UART
Page 50	99.Mark/Hole/Heatsink
Page 51	22.1 rang note, measure
Page 52	
Page 53	
	1

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

Component parameter description

- 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Description

Note

Option


Rac	kchip	Rockchip Electronics Co., Ltd
Project:	RK3528 RFF	SCH


ile:	01.index	01.Index and Notes							
ate:	Saturday, May	06, 2023		Rev:	V1.0				
opinned by:	HYS	Reviewed by	Defoult	Sheet:	2 of 50				


Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2023-05-25	HXS	1:Revision preliminary version	

Rad	ckch	Ro	ckchip Elec	ctronic	s Co., Ltd		
Project:	Project: RK3528_REF_SCH						
File:	02.Revis	sion Histor	ry				
Date:	Friday, May 2	Friday, May 26, 2023 Rev: V1.0					
Designed by:	HXS	Reviewed by:	Sheet:	3 of 50			







DiscretePower Power Sequence

VCC12V_DCIN	/		
VCC5V0_SYS	_		
VDD_0V9	<u> </u>		
VDD_LOGIC			
VDD_CPU			
VDD_GPU	/		
VCC2V5_DDR	/////		
vcc_3v3			
vcc_1v8			
VCC_DDR			
RESETn			


Power Supply	EXT BUCK&LDO	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	BUCK1	2.0A	VDD_LOGIC VDD_GPU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK2	2.0A	VDD_ARM	Slot:1	0.95V	ON	ON	TBD	TBD
VCC5V0_SYS	LDO1	0.3A	VDD_0V9	Slot:1	0.9V	ON	ON	TBD	TBD
VCC_3V3	LDO2	1.0A	VCC_1V8	Slot:2	1.8V	ON	ON	TBD	TBD
VCC5V0_SYS	вискз	2.0A	VCC_3V3	Slot:2	3.3V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK4	2.0A	VCC_DDR	Slot:2	ADJ FB=0.6V	ON	ON	TBD	TBD
VCC12V_DCIN	виск5	3.0A	VCC5V0_SYS	Slot:0	5.2V	ON	ON	TBD	TBD

IO Power Domain Map

IO .			ort Itage	Actual assigned IO Domain Voltage			Natas
Domain	PIII Nuill	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUIO	Pin 1J13	>	X	VCCIO_PMU	VCC_3V3	3.3V	
VCCI00	Pin 1N6	>	>	VCCIO0	VCCIO_WL	1.8V	
VCCIO1	Pin 1P8	/	/	VCCIO1	VCCIO_FLASH	1.8V/3.3V	Select as required
VCCIO2	Pin 1B14	>	/	VCCIO2	VCCIO_SD	1.8V/3.3V	SD3.0 Voltage=1.8V SD2.0 Voltage=3.3V 3.3V>1.8V
VCCI03	Pin 1M13	>	>	VCCI03	VCC_1V8 VCC_3V3	1.8V 3.3V	Select as required
VCCIO4	Pin 1J3	\	/	VCCIO4	VCC_3V3	3.3V	

Rac	kch	P Ro	ckchip Elec	tronic	s Co., Ltd
Project:	RK3528_	REF_SCH	ı		
File:	05.Powe	r Sequenc	e-Discretel	ower	
Date:	Saturday, May	06, 2023		Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	7 of 50

RK805-6 Power Sequence





Power Supply	EXT BUCK&LDO	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	PMIC LDO3	0.1A	VDD_0V9	Slot:1	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC BUCK2	2.5A	VDD_LOGIC VDD_GPU	Slot:2	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC BUCK1	2.5A	VDD_ARM	Slot:2	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	РМІС ВИСКЗ	1.5A	VCC_DDR	Slot:3	ADJ FB=0.6V	ON	ON	TBD	TBD
VCC_3V3	PMIC LDO1	0.3A	VCC_1V8	Slot:4	1.8V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC LDO2	0.3A	VCC1V8_EMMC	Slot:4	1.8V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC BUCK4	1.5A	VCC_3V3	Slot:5	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.2V	ON	ON	TBD	TBD

IO Power Domain Map


IO Domain Pin Num		Support IO Voltage		Actual assigned IO Domain Voltage			Nata -
Domain	Pin Num	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUIO	Pin 1J13	>	X	VCCIO_PMU	VCC_3V3	3.3V	
VCCI00	Pin 1N6	>	/	VCCIO0	VCCIO_WL	1.8V	
VCCIO1	Pin 1P8	>	/	VCCIO1	VCCIO_FLASH	1.8V/3.3V	Select as required
VCCIO2	Pin 1B14	/	✓	VCCIO2	VCCIO_SD	1.8V/3.3V	SD3.0 Voltage=1.8V SD2.0 Voltage=3.3V 3.3V>1.8V
VCCI03	Pin 1M13	>	✓	VCCIO3	VCC_1V8	1.8V 3.3V	Select as required
VCCIO4	Pin 1J3	>	/	VCCIO4	VCC_3V3	3.3V	

Rac	kch	P Ro	ckchip Elec	tronic	s Co., Ltd
Project:	RK3528_	REF_SCH	ı		
File:	05.Powe	r Sequenc	e-PMIC RK	805-6	
Date:	Saturday, May	06, 2023		Rev:	V1.0
Designed by: HXS Review			Default	Sheet:	8 of 50






Rac	kch	Po	ckchip Elec	tronic	s Co., Ltd	
Project:	Project: RK3528_REF_SCH					
File:	06.UAR1	ГМар				
Date: Saturday, May 06, 2023					V1.0	
Designed by:	HXS	Reviewed by:	Default	Sheet:	9 of 50	




USB3/PCIE Fun Map

Case1: USB2.0 OTG0 + PCIe2.0 x1 Lane



Case2: USB3.0 OTG0




Note 1:

USB3.0 OTG is backward compatible with USB2.0, it needs to occupy the USB2.0 OTG signal pair.


Note 2:

MULTI PHY can be configured for PCIe2.0 or USB3.0 interface. PCIe2.0 only work in RC mode, and support both internal/external clock.


PCIe2.0 REFCLK



Rockchip Electronics Co., Ltd						
Project:	Project: RK3528_REF_SCH					
File:	08.USB3	/PCIE Fun	Мар			
Date: Sunday, May 07, 2023 Rev: V1.0					V1.0	
Designed by: HXS Reviewed by: Default Sheet: 11 of 50						




$RK3528_O/P/Q(GND)$




Rac	kch	Po	ckchip Ele	ctronic	s Co., Ltd
Project:	RK3528_	REF_SCH			
File:	10.RK35	28 Power/	GND		
Date: Saturday, May 27, 202				Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	12 of 50


RK3528_B(OSC/PLL/PMUIO Domain)




Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip			ckchip Elec	tronic	s Co., Ltd
Project:	Project: RK3528_REF_SCH				
File:	11.RK35	28 OSC/P	LL/PMUIO		
Date:	Saturday, Mag	y 06, 2023		Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	13 of 50







RK3528_F(VCCIO2 Domain)



Rac	Rockchip Electronics Co., Ltd					
Project: RK3528_REF_SCH						
File:	13.RK35	28 FLASH	/SD Contro	ller		
Date:	Saturday, May	27, 2023		Rev:	V1.0	
Designed by:	HXS	Reviewed by:	Default	Sheet:	15 of 50	




RK3528_J(PCIE2.0/U3 PHY)



Rockchip Confidential


Rac	kchip	Rockchip Electronics Co., Ltd
Project:	RK3528_REF_	SCH
File:	14 PK3528 HS	B/PCIF Controller

RK3528 C(Saradc/OTP)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package



TABLE


Item	Rup	Rdown	ADC	BOOT MODE
LEVEL1	DNP	100K	o	USB (Maskrom mode)
LEVEL2	100K	12K	114	
LEVEL3	100K	27K	228	FSPIUSB
LEVEL4	100K	51K	342	
LEVEL5	100K	82K	456	
LEVEL6	100K	120K	570	EMMCUSB
LEVEL7	100K	200K	683	EMMCSD CardUSB
LEVEL8	100K	330K	796	SD CardUSB
LEVEL9	100K	820K	910	
LEVEL10	100K	DNP	1023	FSPIEMMCSD CardUSB

Rockchip Confidential

Rac	kch	Ro	ckchip Elec	ctronic	s Co., Ltd
Project:	RK3528_	REF_SCH	I		
File:	15.RK35	28 SARAE	OC/OTP		
Date:	Saturday, Mag	y 06, 2023		Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	17 of 50

4 2 2

RK3528 L (HDMI PHY)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rac	kch	P Ro	Rockchip Electronics Co., Ltd			
Project:	RK3528_	REF_SCH	ı			
File:	16.RK35	28 HDMI I	nterface			
Date:	Saturday, Mag	y 27, 2023		Rev:	V1.0	
Designed by: HXS Review			Default	Sheet:	18 of 50	

RK3528 M(Acodec/VDAC)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip			ckchip Elec	ctronic	s Co., Ltd	
Project: RK3528_REF_SCH						
File:	17.RK35	28 AV OU	т			
Date:	Saturday, Mag	y 06, 2023		Rev:	V1.0	
Designed by:	HXS	Reviewed by:	Default	Sheet:	19 of 50	


RK3528 K (Embed FEPHY)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip			ckchip Elec	tronic	s Co., Ltd
Project:	RK3528_	REF_SCH	I		
File:	18.RK35	28 Embed	FEPHY		
Date: Saturday, May 06, 20				Rev:	V1.0
Designed by:	HXS	Reviewed by:	Default	Sheet:	20 of 50




Rockchip Confidential Rockchip Electronics Co., Ltd Project: RK3528_REF_SCH File: 19.RK3528 1.8V/3.3V GPIO Saturday, May 06, 2023 Rev: V1.0 Sheet: 21 of 50

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


Note:


401 13R50X13R30X1R25








VCC5V0_SYS


















Rockchip Electronics Co., Ltd							
Project:	RK3528_REF_SCH						
File:	30.DRAM-DDR4_2x16Bit_96P						
Date:	Saturday, May 06, 2023			Rev:	V1.0		
Designed by:	HXS	Reviewed by:	Default	Sheet:	27 of 50		













Rockchip Confidential
Rockchip Rockchip Electronics Co., Ltd


Project: RK3528_REF_SCH














Rockchip Confidential

Rac	kch	Ro	Rockchip Electronics Co., Ltd				
Project:	RK3528_REF_SCH						
File:	43.Flash-SPI FLASH(Option)						
Date:	ate: Saturday, May 06, 2023			Rev:	V1.0		
Designed by:	HXS	Reviewed by:	Default	Sheet:	34 of 50		

5 4 3 2







SDIO WIFI/BT UART2 RX M1 UART2_RTSN_M1 ANT6200 ANT6201 50 Ohm RF trace ANT_JACK ANT_JACK ANT3_JF6663-4 UART2_CTSN_M1 10pF C0G 50V 10pF C0G 50V C6202 C620 C6204 C6205 SDIO0_D0 SDIO0_D1 C0402 C040 C0402 C0402 ÷ ÷ ÷ ÷ ÷ ÷ ANT6202 WIFI_REG_ON_H **Layout Note:** ANT JACK ANT3 JF6663-3 Crystal away from antenna 10pF COG 50V ST_WAKE_HOST_H BT_REG_ON_H C6207 C6208 JI2SO SCLK M1 JI2SO LRCK M1 JI2SO SDI M1 Adjusted the load capacitance according to the crystal specification. C0402 ÷ 2 1 C6209 22pF C0G 50V C0402 DNP 2 22R 5% XTAL_OUT R6200 ->> 32KOUT_M1_WIFI Y6200 37.4MHz ->> SDIO_RESET_H XIN GND2 GND1 XOUT ANT2 CRY4_3R20X2R50X0R8 XTAL_OUT ____>>32KOUT_WIFI_RTC XTAL OUT 2 1 C6210 22pF COG 50V XTAL IN BT WAKE HOST H HOST WAKE BT H R6201 2 R0402 1 10K 5% HOST WAKE BT H默认不接主控 XTAL_IN BT_WAKE NC_48 NC_47 NC_46 NC_46 XTAL_IN WIFI REG ON H WIFI WAKE HOST H 15 15 WL REG ON 17 WL HOST WAKE 18 SDIO DATA CMD 19 SDIO DATA CLK Option1 WIFI_2X2_CMD WIFT 2X2 CLK WIFI_RESET UART2 RTSN M1 R6202 1 R0402 2 OR 5% SDIO_RESET_H SD_RESET UART_CTS_N UART_RTS_N UART_RXD UART_TXD 19 SDIO DATA CI 20 SDIO DATA 3 21 SDIO DATA 2 22 SDIO DATA 2 22 SDIO DATA 1 23 SDIO DATA 1 24 GND 23 25 SD WAKE 25 VIN LDO R6203 1 R0402 2 OR 5% WIFI 2X2 D2 UART2_CTSN_M1 WIFI_2X2_D0 WIFI 2X2 D1 UART2 RX M1 R6204 TP_1.0 T6200 O-GND_39 BT REG ON H 10K VCC_LDO_OUT 5% R0402 RTL8822CS R6205 1 2 22R 5% WIFI_2X2_D0 SDIO0 D0 C6211 MD50_AP6XXX_13RX15RX1R5 DNP R6206 1 2 22R 5% WIFI_2X2_D1 4.7uF 6.3V X5R 2 22R 5% L6200 ÷ R6207 1 3.3uH 1.32A C0603 2 22R 5% SDIO0_D3 R6208 1 WIFI_2X2_D3 R0402 2 22R 5% 0.08ohm IND 30301 ŧ SDIO0 CMD WIFI 2X2 CMD VCC_3V3 R0402 >50mil WIFI_2X2_CLK C6212 1 2 DNP Option2 ÷ C6213 C6214 R6210 1 22R R6211 1 22R R6212 1 22R I2SO_LRCK_M1 10uF 100nF X5R C6215 C6216 1uF 100nF X5R X5R I2SO SDO M1 2 R0402 5% 2 R0402 5% X5R 10V 2 R0402 5% C0603 C0402 I2SO SCLK M1 C0402 ∾ C0402 32KOUT M1 WIFI R6214 1 22R 2 R0402 5% WIFIBT_32KIN C6217 R6215 1 22R 2 R0402 5% C0402

OPTION	WIFI					BT	Crystals	VDDIO	Option1	Option2	Option3
0111011	a	b/g/n	ac	ax	5GHz	51	01700410	12210	operoni	0000000	operono
RTL8822CS UWE5621DS	Yes	Yes	Yes	NO	Yes	5.1	/	1.71-3.6V	No	No	No


Note:


Option3

Yes: option circuit be mounted No: option circuit not be mounted

Rockchip Confidential

Rac	Rockchip Electronics Co., Ltd							
Project:	RK3528_REF_SCH							
File:	62.WIF/BT-SDIO_2T2R_RTL8822CS							
Date:	Saturday, May	y 06, 2023	Rev:	V1.0				
Designed by:	HXS	Reviewed by:	Default	Sheet:	38 of 50			





Rockchip Confidential

Rockchip Electronics Co., Ltd							
Project:	RK3528_REF_SCH						
File:	65.10/100M-Embed PHY						
Date:	Saturday, May 06, 2023 Rev: V1.0						
Designed by:	HXS	Reviewed by:	Default	Sheet:	40 of 50		

