MICROPROCESSOR CONTROLLED STEREO SOUND GENERATOR FOR SOUND EFFECTS AND MUSIC SYNTHESIS

GENERAL DESCRIPTION

The SAA1099 is a monolithic integrated circuit designed for generation of stereo sound effects and music synthesis.

Features

- Six frequency generators eight octaves per generator 256 tones per octave
- Two noise generators
- Six noise/frequency mixers
- Twelve amplitude controllers
- Two envelope controllers
- Two 6-channel mixers/current sink analogue output stages
- TTL input compatible
- Readily interfaces to 8-bit microcontroller
- Minimal peripheral components
- Simple output filtering

Applications

- Consumer games systems
- Home computers
- Electronic organs
- Arcade games
- Toys
- Chimes/alarm clocks

QUICK REFERENCE DATA

Supply voltage (pin 18)	V_{DD}	typ.	5 V	
Supply current (pin 18)	IDD	typ.	70 mA	
Reference current (pin 6)	l _{ref}	typ.	250 μΑ	
Total power dissipation	P _{tot}		500 mW	1
Operating ambient temperature range	T_{amb}	0 to	+ 70 °C	

PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).




Fig. 1 Block diagram.

PINNING




Fig. 2 Pinning diagram.

PIN	DESIGNATION
1	\overline{WR}

1	WR	Write Enable: active LOW input which operates in conjunction with CS and A0 to allow writing to the internal registers.
2	CS	Chip Select: active LOW input to identify valid \overline{WR} inputs to the chip. This input also operates in conjunction with \overline{WR} and A0 to allow writing to the internal registers.
3	Α0	Control/Address select: input used in conjunction with \overline{WR} and \overline{CS} to load data to the control register (A0 = 0) or the address buffer (A0 = 1).
4	OUTR	Right channel output: a 7-level current sink analogue output for the 'right' component. This pin requires an external load resistor.
5	OUTL	Left channel output : a 7-level current sink analogue output for the 'left' component. This pin requires an external load resistor.
6	I _{ref}	Reference current supply: used to bias the current sink outputs.
7	DTACK	Data Transfer Acknowledge: open drain output, active LOW to acknowledge successful data transfer. On completion of the cycle DTACK is set to inactive.
8	CLK	Clock : input for an externally generated clock at a nominal frequency of 8 MHz.
9	V_{SS}	Ground: 0 V.
10-17	D0-D7	Data: Data bus input.
18	V_{DD}	Power supply: + 5 V typical.

FUNCTIONAL DESCRIPTION

The following sections provide a detailed functional description of the SAA1099 as shown in the block diagram, Fig. 1.

Frequency generators

Six frequency generators can each select one of 8 octaves and one of 256 tones within an octave. A total frequency range of 31 Hz to 7,81 kHz is available. The outputs may also control noise or envelope generators. All frequency generators have an enable bit which switches them on and off, making it possible to preselect a tone and to make it inaudible when required. The frequency generators may be synchronized using the frequency reset bit.

The frequency ranges per octave are:

Octave	Frequency range
0	31 Hz to 61 Hz
1	61 Hz to 122 Hz
2	122 Hz to 244 Hz
3	245 Hz to 488 Hz
4	489 Hz to 977 Hz
5	978 Hz to 1,95 kHz
6	1,96 kHz to 3,91 kHz
7	3,91 kHz to 7,81 kHz

Noise generators

The two noise generators both have a programmable output. This may be a software controlled noise via one of the frequency controlled generators or one of three pre-defined noises. There is no tone produced by the frequency generator when it is controlling the noise generator. The noise produced is based on double the frequency generator output, i.e. a range of 61 Hz to 15,6 kHz.

In the event of a pre-defined noise being chosen, the output of noise generator 0 can be mixed with frequency generator 0, 1 and 2; and the output of noise generator 1 can be mixed with frequency generator 3, 4 and 5. In order to produce an equal level of noise and tone outputs (when both are mixed) the amplitude of the tone is increased. The three pre-defined noises are based on a clock frequency of 7,8 kHz, 15,6 kHz or 31,25 kHz.

Noise/frequency mixers

Six noise/frequency mixers each with four selections

- Channel off
- Frequency only
- Noise only
- Noise and frequency

Each mixer channel has one of the frequency generator outputs fed to it, three channels use noise generator 0 and the other three use noise generator 1.

Amplitude controllers

Each of the six channel outputs from the mixer is split up into a right and left component giving effectively twelve amplitude controllers. An amplitude of 16 possible levels is assigned to each of the twelve signals. With this configuration a stereo effect can be achieved by varying only the amplitude component. The moving of a sound from one channel to the other requires, per tone, only one update of the amplitude register contents.

When an envelope generator is used, the amplitude levels are restricted. The number of levels available is then reduced to eight. This is achieved by disabling the least significant bit (LSB) of the amplitude control.

Microprocessor controlled stereo sound generator for sound effects and music synthesis

Envelope controllers

Two of the six tone generators are under envelope control. This applies to both the left and right outputs from the tone generator.

The envelope has the following eight possible modes:

- Amplitude is zero
- Single attack
- Single decay
- Single attack-decay (triangular)
- Maximum amplitude
- Continuous attack
- Continuous decay
- Continuous attack-decay

The timing of the envelope controllers is programmable using one of the frequency generators (see Fig. 1). When the envelope mode is selected for a channel its control resolution is halved for that channel from 16 levels to 8 levels by rounding down to the nearest even level.

There is also the capability of controlling the 'right' component of the channel with inverse of the 'left' component, which remains as programmed.

A direct enable permits the start of an envelope to be defined, and also allows termination of an envelope at any time. The envelope rate may be controlled by a frequency channel (see Fig. 1), or by the microprocessor writing to the address buffer register. If the frequency channel controlled is OFF (NE = FE = 0) the envelope will appear at the output, which provides an alternative 'non-square' tone capability. In this event the frequency will be the envelope rate, which provided the rate is from the frequency channel, will be a maximum of 1 kHz. Higher frequencies of up to 2 kHz can be obtained by the envelope resolution being halved from 16 levels to 8 levels. Rates quoted are based on the input of a 8 MHz clock.

Six-channel mixers/current sink analogue output stages

Six channels are mixed together by the two mixers allowing each one to control one of six equally weighted current sinks, to provide a seven level analogue output.

Command/control select

In order to simplify the microprocessor interface the command and control information is multiplexed. To select a register in order to control frequencies, amplitudes, etc. the command-register has to be loaded. The contents of this register determines to which register the data is written in the next control-cycle. If a continuous update of the control-register is necessary, only the control-information has to be written (the command-information does not change).

If the command/control select (A0) is logic 0, the byte transfer is control; if A0 is logic 1, the byte transfer is command.

Interface to microprocessor

The SAA1099 is a data bus based I/O peripheral. Depending on the value of the command/control signal (A0) the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ signals control the data transfer from the microprocessor to the SAA1099. The data-transfer-acknowledge ($\overline{\text{DTACK}}$) indicates that the data transfer is completed. When, during the write cycle, the microprocessor recognizes the $\overline{\text{DTACK}}$, the bus cycle will be completed by the processor.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 18)	V_{DD}	-0.3 to $+7.5$ V
Maximum input voltage	٧ı	-0.3 to + 7.5 V
at V_{DD} = 4,5 to 5,5 V	٧ı	-0.5 to + 7.5 V
Maximum output current	10	max. 10 mA
Total power dissipation	P_{tot}	500 mW
Storage temperature range	T_{stg}	$-55 \text{ to } + 125 ^{\circ}\text{C}$
Operating ambient temperature range	T _{amb}	0 to + 70 °C
Electrostatic handling*	v_{es}	-1000 to + 1000 V

^{*} Equivalent to discharging a 250 μF capacitor through a 1 k Ω series resistor.

D.C. CHARACTERISTICS

 V_{DD} = 5 V ± 10%; T_{amb} = 0 to 70 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply					
Supply voltage	V_{DD}	4,5	5,0	5,5	V
Supply current	IDD	_	70	100	mA
Reference current (note 1)	I _{ref}	100	250	400	μΑ
INPUTS					
Input voltage HIGH	VIH	2,0	_	6,0	V
Input voltage LOW	VIL	-0,5	_	0,8	V
Input leakage current	± 1 ₁	_	-	10	μΑ
Input capacitance	CI	_	-	10	pF
OUTPUTS					
DTACK (open drain; note 2)					
Output voltage LOW					
at I_{OL} = 3,2 mA	VOL	0	_	0,4	V
Voltage on pin 7 (OFF state)	V ₇₋ 9	-0,3	_	6,0	V
Output capacitance (OFF state)	co		-	10	рF
Load capacitance	CL	_	-	150	pF
Output leakage current (OFF state)	-ILO	-	_	10	μΑ
Audio outputs (pins 4 and 5)					
With fixed I _{ref} (note 3)					
One channel on	I ₀₁ /I _{ref}	90	_	120	%
Six channels on	I ₀₆ /6xI _{ref}	85		110	%
With I_{ref} = 250 μ A; R_L = 1,5 $k\Omega$ (± 5%)					
One channel on	I ₀₁ /I _{ref}	90	_	110	%
Six channels on	I ₀₆ /6×I _{ref}	85	_	105	%
Output current one channel on	101	225	_	275	μΑ
Output current six channels on	106	1,3	_	1,6	mA
With resistor supplying I _{ref} (note 4)					
Output current one channel on	101	150	_	350	μΑ
Output current six channels on	106	0,9	_	1,9	mA
Load resistance	RL	600	_		Ω
D.C. leakage current all channels off	-ILO	_	_	10	μΑ
Maximum current difference between	·LO				"
left and right current sinks (note 5)	± I _{Omax}	_	_	15	%
Signal-to-noise ratio (note 6)	S/N	_	tbf	_	dB

A.C. CHARACTERISTICS

 V_{DD} = 5 V ± 10%; T_{amb} = 0 to 70 °C; timing measurements taken at 2,0 V for a logic 1 and 0,8 V for a logic 0 unless otherwise specified (see waveforms Figs 3 and 4)

parameter	symbol	min.	typ.	max.	unit
Bus interface timing (see Fig. 3)					
A0 set-up time to $\overline{\text{CS}}$ fall	tASC	0	_	<u> </u>	ns
CS LOW to WR fall	tcsw	30		_	ns
A0 set-up time to $\overline{\sf WR}$ fall	tASW	50	_	_	ns
WR LOW time	t _{WL}	100	_	_	ns
Data bus valid to WR rise	t _{BSW}	100	_	_	ns
DTACK fall delay from WR fall (note 7)	tDFW	0	_	85	ns
A0 hold time from WR HIGH	tAHW	0	-	_	ns
CS hold time from WR HIGH	tCHW	0	_	_	ns
Data bus hold time from WR HIGH	tDHW	0	_	_	ns
DTACK rise delay from WR HIGH	^t DRW	0	_	100	ns
Bus cycle time (note 8)	tCY	4t _{CLK}		<u> </u>	
Bus cycle time (note 9)	tCY	16t _{CLK}	_	_	
Clock input timing (see Fig. 4)				,	
Clock period	tCLK	120	125	255	ns
Clock LOW time	tLOW	55	_	_	ns
Clock HIGH time	tHIGH	55	_	_	ns

Notes to the characteristics

- Using an external constant current generator to provide a nominal I_{ref} or external resistor connected to V_{DD}.
- 2. This output is short-circuit protected to V_{DD} and V_{SS} .
- 3. Measured with I_{ref} a constant value between 100 and 400 μ A; load resistance (R_L) allowed to match E12 (5%) in all applications via:

$$R_L = 0.6 [I_{ref}]^{-1} - 16 [I_{ref}]^{-0.5} \pm 12\%$$

- 4. Measured with R_{ref} = 10 k Ω (± 5%) connected between I_{ref} and V_{DD}; R_L = 1,5 k Ω (± 5%); OUTR and OUTL short-circuit protected to V_{SS}.
- 5. Left and right outputs must be driven with identical configuration.
- 6. Sample tested value only.
- 7. This timing parameter only applies when no wait states are required; otherwise parameter is invalid.
- 8. The minimum bus cycle time of four clock periods is for loading all registers except the amplitude registers.
- 9. The minimum bus cycle time of 16 clock periods is for loading the amplitude registers. In a system using DTACK it is possible to achieve minimum times of 500 ns. Without DTACK the parameter given must be used.




Fig. 3 Bus interface waveforms.




Fig. 4 Clock input waveform.

APPLICATION INFORMATION

Device operation

The SAA1099 uses pulse width modulation to achieve amplitude and envelope levels. The twelve signals are mixed in an analogue format (6 'left' and 6 'right') before leaving the chip. The amplitude and envelope signals chop the output at a minimum rate of 62,5 kHz, compared with the highest tone output of 7,81 kHz. Simple external low-pass filtering is used to remove the high frequency components.

Rates quoted are based on the input of a 8 MHz clock.

A data bus based write only structure is used to load the on-board registers. The data bus is used to load the address for a register, and subsequently the data to that register. Once the address is loaded multiple data loads to that register can be performed.

The selection of address or data is made by the single address bit AO, as shown in register maps Table 1 and Table 2.

The bus control signals WR and CS are designed to be compatible with a wide range of microprocessors, a DTACK output is included to optimise the interface with an S68000 series microprocessor. In most bus cycles DTACK will be returned immediately, this applies to all register address load cycles and all except amplitude data load cycles. With respect to amplitude data, a number of wait cycles may need to be performed, depending on the time since the previous amplitude load. DTACK will indicate the number of required waits.

Register description (see Tables 2 and 3)

The amplitudes are assigned with 'left' and 'right' components in the same byte, on a channel by channel basis. The spare locations that are left between blocks of registers is to allow for future expansion, and should be written as zero's. The tone within an octave is defined by eight bits and the octave by three bits. Note that octaves are paired (0/1, 2/3 etc.). The frequency and noise enables are grouped together for ease of programming. The controls for noise 'colour' (clock rate) are grouped in one byte.

The envelope registers are positioned in adjacent locations. There are two types of envelope controls, direct acting controls and buffered controls. The direct acting controls always take immediate effect, and are:

- Envelope enable (reset)
- Envelope resolution (16/8 level)

The buffered controls are acted upon only at the times shown in Fig. 5 and control selection of:

- Envelope clock source
- Waveform type
- Inverted/non-inverted 'right' component

Table 1 External memory map

select				operations					
Α0	D7	D6	D5	D4	D3	D2	D1	D0	operations
0	D7 X	D6 X	D5 X	D4 A4	D3 A3	D2 A2	D1 A1	DO.	data for internal registers internal register address

Where X = don't care state.

Table 2 Internal register map

register				lata bus	inputs				anarationa
address	D7	D6	D5 .	D4	D3	D2	D1	D0	operations
00	AR03	AR02	AR01	AR00	AL03	AL02	AL01	AL00	amplitude 0 right channel; left channel
01	1	1	1	1	1	1	1	1	amplitude 1 right/left
02	2	2	2	2	2	2	2	2	amplitude 2 right/left
03	3	3	3	3	3	3	3	3	amplitude 3 right/left
04	4	4	4	4	4	4	4	4	amplitude 4 right/left
05	5	5	5	5	5	5	5	5	amplitude 5 right/left
06	X	X	X	X	X	X	X	Х	
07	X	X	X	X	X	X	X	X	
08	F07	F06	F05	F04	F03	F02	F01	F00	frequency of tone 0
09	1	1	1	1	1	1	1	1	frequency of tone 1
0A	2	2	2	2	2	2	2	2	frequency of tone 2
OB	3	3	3	3	3	3	3	3	frequency of tone 3
OC.	4	4	4	4	4	4	4	4	frequency of tone 4
0D	F57	F56	F55	F54	F53	F52	F51	F50	frequency of tone 5
0E	X	X	X	X	X	Х	X	X	
0F	X	X	X	X	X	X	X	X	
10	X	012	011	010	X	002	001	000	octave 1; octave 0
11	X	032	031	030	X	022	021	020	octave 3; octave 2
12	X	052	051	050	X	042	041	040	octave 5; octave 4
13	X	X	X	X	X	X	Х	X	
14	X	X	FE5	FE4	FE3	FE2	FE1	FE0	frequency enable
15	X	X	NE5	NE4	NE3	NE2	NE1	NE0	noise enable
16	X '	X	N11	N10	X	Х	N01	N00	noise generator 1;
									noise generator 0
17	X	X	X	X	X	X	X	X	
18	E07	X	E05	E04	E03	E02	E01	E00	envelope generator 0
19	E17	X	E15	E14	E13	E12	E11	E10	envelope generator 1
1A	X	X	X	X	X	X	X	X	
1B	X	X	X	X	X	X	X	Χ ,	fraguancy roset (all channels)
1C	X	X	X	X	X	X	RST	SE	frequency reset (all channels) sound enable (all channels)
1D	X	X	X	X	X	X	X	X '	course offable (all offatillets)
1E	X	X	X	X	X	X	X	X	
1F	X	X	×	×	×	×	×	×	

Where:

All don't cares (X) should be written as zero's.

00 to 1F block of registers repeats eight times in the block between addresses 00 to FF (full internal memory map).

APPLICATION INFORMATION (continued)

Table 3 Register description

bit	description
ARn3; ARn2; ARn1; ARn0 (n = 0,5)	4 bits for amplitude control of right channel 0 0 0 0 minimum amplitude (off) 1 1 1 maximum amplitude
ALn3; ALn2; ALn1; ALn0 (n = 0,5)	4 bits for amplitude control of left channel 0 0 0 0 minimum amplitude (off) 1 1 1 maximum amplitude
Fn7 to Fn0 (n = 0,5)	8 bits for frequency control of the six frequency generators 0 0 0 0 0 0 0 0 lowest frequency 1 1 1 1 1 1 1 highest frequency
On2; On1; On0 (n = 0,5)	3 bits for octave control 0 0 0 lowest octave (31 Hz to 61 Hz) 0 0 1 (61 Hz to 122 Hz) 0 1 0 (122 Hz to 244 Hz) 0 1 1 (245 Hz to 488 Hz) 1 0 0 (489 Hz to 977 Hz) 1 0 1 (978 Hz to 1,95 kHz) 1 1 0 (1,96 kHz to 3,91 kHz) 1 1 1 highest octave (3,91 kHz to 7,81 kHz)
FEn (n = 0,5)	frequency enable bit (one tone per generator) FEn = 0 indicates that frequency 'n' is off
NEn (n = 0,5)	noise enable bit (one tone per generator) NEn = 0 indicates that noise 'n' is off
Nn1; Nn0 (n = 0,1)	2 bits for noise generator control. These bits select the noise generator rate (noise 'colour') Nn1 Nn0 clock frequency 0 0 31,3 kHz 0 1 15,6 kHz 1 0 7,6 kHz 1 1 61 Hz to 15,6 kHz (frequency generator 0/3)

bit	description
En7;	
En5 to En0	7 bits for envelope control
(n = 0.1)	En0
(11 0,17	0 left and right component have the same envelope
	1 right component has inverse of envelope that is applied to left
	component
	En3 En2 En1
	0 0 1 maximum amplitude
	0 1 0 single decay
	0 1 1 repetitive decay
	1 0 0 single triangular
	1 0 1 repetitive triangular
	1 1 0 single attack
	1 1 repetitive attack
	En4
	0 4 bits for envelope control (maximum frequency = 977 Hz)
	1 3 bits for envelope control (maximum frequency = 1,95 kHz)
	En5
	0 internal envelope clock (frequency generator 1 or 4)
	1 external envelope clock (address write pulse)
	En7
	0 reset (no envelope control)
	1 envelope control enabled
SE	SE sound enable for all channels
	(reset on power-up to 0)
	0 all channels disabled
	1 all channels enabled
RST	Reset signal to all frequency generators
	0 all generators enabled
	1 all generators reset and synchronized

Note

All rates given are based on the input of a 8 MHz clock.

APPLICATION INFORMATION (continued)




Fig. 5 Envelope waveforms.

Notes to Fig. 5

- (1) The level at this time is under amplitude control only (En7 = 0; no envelope).
- (2) When the generator is active (En7 = 1) the maximum level possible is 7/8ths of the amplitude level.
- (3) After position (3) the buffered controls will be acted upon when loaded.
- (4) At positions (4) the buffered controls will be acted upon if already loaded.
- (5) Waveforms 'a' to 'h' show the left channel (En0 = 0; left and right components have the same envelope).

Waveform 'i' shows the right channel (En0 = 1; right component inverse of envelope applied to left).




Fig. 6 Typical application circuit diagram.

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.