Skip to content
View DevanshuGajjar's full-sized avatar
  • San Jose State University
  • San Jose, CA

Highlights

  • Pro
Block or Report

Block or report DevanshuGajjar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
DevanshuGajjar/README.md

As an electrical engineer specializing in embedded systems and VLSI (Very Large Scale Integration), my GitHub repository serves as a comprehensive portfolio showcasing my expertise, projects, and contributions to the field. With a focus on innovation and problem-solving, my GitHub profile reflects my passion for pushing the boundaries of technology and creating impactful solutions.

Skills: C / C++ / Verilog / System Verilog / UVM / Python

  • 🔭 I’m currently working on MIPS 32 bit controller
  • 🌱 I’m currently learning UVM
  • 👯 I’m looking to collaborate on Jtag_Pico
  • 📫 How to reach me: https://www.linkedin.com/in/devanshugajjar/
  • ⚡ Fun fact: Worlds best integrated circuit is Human Body

github linkedin instagram Reddit

trophy

GitHub stats

GitHub streak stats

Pinned Loading

  1. Jtag_Pico Jtag_Pico Public

    C

  2. MIPS_32 MIPS_32 Public

    Verilog

  3. Suggestion-Module-Using-Python-Script Suggestion-Module-Using-Python-Script Public

    This module consist of Server Code that can handle multiple customers(clients) at the same time for the Shopping Mall based Model.The Customers will be provided with the Interface with which they c…

    TeX

  4. UART_Controller_with_FIFO_Buffer_Function_Based_on_AXI_Lite UART_Controller_with_FIFO_Buffer_Function_Based_on_AXI_Lite Public

    Stata