

1. Stage 1

Mentor precision and Aldec Riviera Pro for synthesis and simulation and used EDA Playground to code

a) ALU

i. EP Wave




Figure 1: EP Wave output

ii. Basic working

At the crux, ALU is just a case statement. The file op_code.vhd has the type enumeration defined, and based on it and different opcode passed, the different operations are executed

iii. Log Output

All test cases pass, hence no error raised

```

1 [2022-02-09 01:09:18 EST] vlib work && vcom '-2008' op_code.vhd design.vhd testbench.vhd
    && vsim -c -do "vsim ALU_TB; vcd file dump.vcd; vcd add -r sim:/*; run -all; exit"
2 VSIMSA: Configuration file changed: '/home/runner/library.cfg'
3 ALIB: Library "work" attached.
4 work = /home/runner/work/work.lib
5 Aldec, Inc. VHDL Compiler, build 2020.04.130
6 VLM Initialized with path: "/home/runner/library.cfg".
7 DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line
    breakpoints and assertion debug will not be available."
8 COMP96 File: op_code.vhd
9 COMP96 Compile Package "op_code"
10 COMP96 Compile Package Body "op_code"
11 COMP96 File: design.vhd
12 COMP96 Compile Entity "ALU"
13 COMP96 Compile Architecture "alu_arch" of Entity "ALU"
14 COMP96 File: testbench.vhd
15 COMP96 Compile Entity "ALU_TB"
16 COMP96 Compile Architecture "behavior" of Entity "ALU_TB"
17 COMP96 Compile success 0 Errors 0 Warnings Analysis time : 30.0 [ms]

```

```

18 # Aldec, Inc. Riviera-PRO version 2020.04.130.7729 built for Linux64 on June 10, 2020.
19 # HDL, SystemC, and Assertions simulator, debugger, and design environment.
20 # (c) 1999-2020 Aldec, Inc. All rights reserved.
21 # ELBREAD: Elaboration process.
22 # ELBREAD: Elaboration time 0.0 [s].
23 # KERNEL: Main thread initiated.
24 # KERNEL: Kernel process initialization phase.
25 # ELAB2: Elaboration final pass...
26 # ELAB2: Create instances ...
27 # KERNEL: Time resolution set to 1ps.
28 # ELAB2: Create instances complete.
29 # SLP: Started
30 # SLP: Elaboration phase ...
31 # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
32 # SLP: Finished : 0.0 [s]
33 # ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact
    Aldec for ordering information - sales@aldec.com.
34 # ELAB2: Elaboration final pass complete - time: 0.0 [s].
35 # KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of
    simulation is reduced.
36 # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
37 # KERNEL: Kernel process initialization done.
38 # Allocation: Simulator allocated 5577 kB (elbread=427 elab2=5007 kernel=143 sdf=0)
39 # KERNEL: ASDB file was created in location /home/runner/dataset.asdb
40 # KERNEL: PLI/VHPI kernel's engine initialization done.
41 # PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
42 # KERNEL: Simulation has finished. There are no more test vectors to simulate.
43 # VSIM: Simulation has finished.
44 Finding VCD file...
45 ./dump.vcd
46 [2022-02-09 01:09:20 EST] Opening EPWave...
47 Done

```

iv. Basic NetList details

```

1 # Info: *****
2 # Info: Device Utilization for 7A100TCSG324
3 # Info: *****
4 # Info: Resource                Used   Avail  Utilization
5 # Info: -----
6 # Info: I0s                     114    210    54.29%
7 # Info: Global Buffers           0      32     0.00%
8 # Info: LUTs                    107   63400   0.17%
9 # Info: CLB Slices               26   15850   0.16%
10 # Info: Dffs or Latches          0   126800   0.00%
11 # Info: Block RAMs               0     135   0.00%
12 # Info: DSP48E1s                0     240   0.00%
13 # Info: -----
14 # Info: *****
15 # Info: Library: work Cell: ALU   View: alu_arch

```

```

16 # Info: *****
17 # Info: Number of ports :          114
18 # Info: Number of nets :          365
19 # Info: Number of instances :      285
20 # Info: Number of references to this view :    0
21 # Info: Total accumulated area :
22 # Info: Number of LUTs :          107
23 # Info: Number of LUTs with LUTNM/HLUTNM :    2
24 # Info: Number of MUX CARRYs :      32
25 # Info: Number of accumulated instances :    285

```

b) Registers

i. EP Wave




Figure 2: EP Wave output

ii. Basic working

r_ad_1 and 2 keep reading data into r_da_1 and 2 respectively, and whenever clock has a rising edge is write is enabled, we change the memory at write locn

iii. Log Output

```

1 [2022-02-09 01:31:38 EST] vlib work && vcom '-2008' op_code.vhd design.vhd testbench.vhd
  && vsim -c -do "vsim Reg_TB; vcd file dump.vcd; vcd add -r sim:/*; run -all; exit"
2 VSIMSA: Configuration file changed: '/home/runner/library.cfg'
3 ALIB: Library "work" attached.
4 work = /home/runner/work/work.lib
5 Aldec, Inc. VHDL Compiler, build 2020.04.130
6 VLM Initialized with path: "/home/runner/library.cfg".
7 DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line
  breakpoints and assertion debug will not be available."
8 COMP96 File: op_code.vhd
9 COMP96 Compile Package "op_code"
10 COMP96 Compile Package Body "op_code"
11 COMP96 File: design.vhd
12 COMP96 Compile Entity "Reg"
13 COMP96 Compile Architecture "reg_arch" of Entity "Reg"
14 COMP96 File: testbench.vhd
15 COMP96 Compile Entity "Reg_TB"
16 COMP96 Compile Architecture "behavior" of Entity "Reg_TB"

```

```

17 COMP96 Compile success 0 Errors 0 Warnings Analysis time : 30.0 [ms]
18 # Aldec, Inc. Riviera-PRO version 2020.04.130.7729 built for Linux64 on June 10, 2020.
19 # HDL, SystemC, and Assertions simulator, debugger, and design environment.
20 # (c) 1999-2020 Aldec, Inc. All rights reserved.
21 # ELBREAD: Elaboration process.
22 # ELBREAD: Elaboration time 0.0 [s].
23 # KERNEL: Main thread initiated.
24 # KERNEL: Kernel process initialization phase.
25 # ELAB2: Elaboration final pass...
26 # ELAB2: Create instances ...
27 # KERNEL: Time resolution set to 1ps.
28 # ELAB2: Create instances complete.
29 # SLP: Started
30 # SLP: Elaboration phase ...
31 # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
32 # SLP: Finished : 0.0 [s]
33 # ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact
    Aldec for ordering information - sales@aldec.com.
34 # ELAB2: Elaboration final pass complete - time: 0.0 [s].
35 # KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of
    simulation is reduced.
36 # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
37 # KERNEL: Kernel process initialization done.
38 # Allocation: Simulator allocated 6586 kB (elbread=427 elab2=6016 kernel=143 sdf=0)
39 # KERNEL: ASDB file was created in location /home/runner/dataset.asdb
40 # KERNEL: PLI/VHPI kernel's engine initialization done.
41 # PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
42 # KERNEL: Simulation has finished. There are no more test vectors to simulate.
43 # VSIM: Simulation has finished.
44 Finding VCD file...
45 ./dump.vcd
46 [2022-02-09 01:31:39 EST] Opening EPWave...
47 Done

```

iv. Basic NetList details

```

1 # Info: *****
2 # Info: Device Utilization for 7A100TCSG324
3 # Info: *****
4 # Info: Resource                Used   Avail  Utilization
5 # Info: -----
6 # Info: IOs                    110    210    52.38%
7 # Info: Global Buffers          1     32     3.12%
8 # Info: LUTs                    48   63400    0.08%
9 # Info: CLB Slices              12   15850    0.08%
10 # Info: Dffs or Latches         0   126800    0.00%
11 # Info: Block RAMs              0    135    0.00%
12 # Info: Distributed RAMs
13 # Info:   RAM32M                10
14 # Info:   RAM64M                 2

```

```

15 # Info: DSP48E1s          0      240      0.00%
16 # Info: -----
17 # Info: *****
18 # Info: Library: work Cell: Reg View: reg_arch
19 # Info: *****
20 # Info: Number of ports :      110
21 # Info: Number of nets :      220
22 # Info: Number of instances :    111
23 # Info: Number of references to this view :    0
24 # Info: Total accumulated area :
25 # Info: Number of LUTs :      48
26 # Info: Number of accumulated instances :    123
27 # Info: *****

```

c) Data Mempory

i. EP Wave




Figure 3: EP Wave output

ii. Basic working

wherever write is enabled, write that byte, else write 000000 in its place. For read, read from locn and keep outputting the signal

iii. Log Output

```

1 [2022-02-09 02:23:41 EST] vlib work && vcom '-2008' op_code.vhd design.vhd testbench.vhd
   && vsim -c -do "vsim DT_TB; vcd file dump.vcd; vcd add -r sim:/*; run -all; exit"
2 VSIMSA: Configuration file changed: '/home/runner/library.cfg'
3 ALIB: Library "work" attached.
4 work = /home/runner/work/work.lib
5 Aldec, Inc. VHDL Compiler, build 2020.04.130
6 VLM Initialized with path: "/home/runner/library.cfg".
7 DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line
   breakpoints and assertion debug will not be available."
8 COMP96 File: op_code.vhd
9 COMP96 Compile Package "op_code"
10 COMP96 Compile Package Body "op_code"
11 COMP96 File: design.vhd
12 COMP96 Compile Entity "data_mem"
13 COMP96 Compile Architecture "arch" of Entity "data_mem"

```

```

14 COMP96 File: testbench.vhd
15 COMP96 Compile Entity "DT_TB"
16 COMP96 Compile Architecture "behavior" of Entity "DT_TB"
17 COMP96 Compile success 0 Errors 0 Warnings Analysis time : 20.0 [ms]
18 # Aldec, Inc. Riviera-PRO version 2020.04.130.7729 built for Linux64 on June 10, 2020.
19 # HDL, SystemC, and Assertions simulator, debugger, and design environment.
20 # (c) 1999-2020 Aldec, Inc. All rights reserved.
21 # ELBREAD: Elaboration process.
22 # ELBREAD: Elaboration time 0.0 [s].
23 # KERNEL: Main thread initiated.
24 # KERNEL: Kernel process initialization phase.
25 # ELAB2: Elaboration final pass...
26 # ELAB2: Create instances ...
27 # KERNEL: Time resolution set to 1ps.
28 # ELAB2: Create instances complete.
29 # SLP: Started
30 # SLP: Elaboration phase ...
31 # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
32 # SLP: Finished : 0.0 [s]
33 # ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact
    Aldec for ordering information - sales@aldec.com.
34 # ELAB2: Elaboration final pass complete - time: 0.0 [s].
35 # KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of
    simulation is reduced.
36 # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
37 # KERNEL: Kernel process initialization done.
38 # Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4995 kernel=143 sdf=0)
39 # KERNEL: ASDB file was created in location /home/runner/dataset.asdb
40 # KERNEL: PLI/VHPI kernel's engine initialization done.
41 # PLI: Loading library '/usr/share/Riviera-PRO/bin/libsysstf.so'
42 # KERNEL: Simulation has finished. There are no more test vectors to simulate.
43 # VSIM: Simulation has finished.
44 Finding VCD file...
45 ./dump.vcd
46 [2022-02-09 02:23:42 EST] Opening EPWave...
47 Done

```

iv. Basic NetList details

```

1
2
3 # Info: *****
4 # Info: Device Utilization for 7A100TCSG324
5 # Info: *****
6 # Info: Resource                Used   Avail  Utilization
7 # Info: -----
8 # Info: IOs                     81     210    38.57%
9 # Info: Global Buffers           1      32     3.12%
10 # Info: LUTs                     64    63400   0.10%
11 # Info: CLB Slices               16    15850   0.10%

```

```

12 # Info: Dffs or Latches          0      126800   0.00%
13 # Info: Block RAMs              0       135     0.00%
14 # Info: Distributed RAMs
15 # Info:   RAM64X1D              32
16 # Info: DSP48E1s                0       240     0.00%
17 # Info: -----
18 # Info: *****
19 # Info: Library: work Cell: data_mem View: arch
20 # Info: *****
21 # Info: Number of ports :          81
22 # Info: Number of nets :         162
23 # Info: Number of instances :       82
24 # Info: Number of references to this view :    0
25 # Info: Total accumulated area :
26 # Info: Number of LUTs :          64
27 # Info: Number of Primitive LUTs :       64
28 # Info:   Number of LUTs as Distributed RAM :   64
29 # Info: Number of accumulated instances :    113
30 # Info: *****

```

d) Program Memory

i. EP Wave




Figure 4: EP Wave output

ii. Basic working

Basically read from locn and keep outputting the signal

iii. Log Output

```

1 [2022-02-09 02:14:17 EST] vlib work && vcom '-2008' op_code.vhd design.vhd testbench.vhd
  && vsim -c -do "vsim PR_TB; vcd file dump.vcd; vcd add -r sim:/*; run -all; exit"
2 VSIMSA: Configuration file changed: '/home/runner/library.cfg'
3 ALIB: Library "work" attached.
4 work = /home/runner/work/work.lib
5 Aldec, Inc. VHDL Compiler, build 2020.04.130
6 VLM Initialized with path: "/home/runner/library.cfg".
7 DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line
  breakpoints and assertion debug will not be available."
8 COMP96 File: op_code.vhd
9 COMP96 Compile Package "op_code"

```

```

10 COMP96 Compile Package Body "op_code"
11 COMP96 File: design.vhd
12 COMP96 Compile Entity "prog_mem"
13 COMP96 Compile Architecture "arch" of Entity "prog_mem"
14 COMP96 File: testbench.vhd
15 COMP96 Compile Entity "PR_TB"
16 COMP96 Compile Architecture "behavior" of Entity "PR_TB"
17 COMP96 Compile success 0 Errors 0 Warnings Analysis time : 20.0 [ms]
18 # Aldec, Inc. Riviera-PRO version 2020.04.130.7729 built for Linux64 on June 10, 2020.
19 # HDL, SystemC, and Assertions simulator, debugger, and design environment.
20 # (c) 1999-2020 Aldec, Inc. All rights reserved.
21 # ELBREAD: Elaboration process.
22 # ELBREAD: Elaboration time 0.0 [s].
23 # KERNEL: Main thread initiated.
24 # KERNEL: Kernel process initialization phase.
25 # ELAB2: Elaboration final pass...
26 # ELAB2: Create instances ...
27 # KERNEL: Time resolution set to 1ps.
28 # ELAB2: Create instances complete.
29 # SLP: Started
30 # SLP: Elaboration phase ...
31 # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
32 # SLP: Finished : 0.0 [s]
33 # ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact
    Aldec for ordering information - sales@aldec.com.
34 # ELAB2: Elaboration final pass complete - time: 0.0 [s].
35 # KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of
    simulation is reduced.
36 # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
37 # KERNEL: Kernel process initialization done.
38 # Allocation: Simulator allocated 5562 kB (elbread=427 elab2=4992 kernel=142 sdf=0)
39 # KERNEL: ASDB file was created in location /home/runner/dataset.asdb
40 # KERNEL: PLI/VHPI kernel's engine initialization done.
41 # PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
42 # KERNEL: Simulation has finished. There are no more test vectors to simulate.
43 # VSIM: Simulation has finished.
44 Finding VCD file...
45 ./dump.vcd
46 [2022-02-09 02:14:18 EST] Opening EPWave...
47 Done

```

iv. Basic NetList details

```

1 # Info: *****
2 # Info: Device Utilization for 7A100TCSG324
3 # Info: *****
4 # Info: Resource                Used    Avail    Utilization
5 # Info: -----
6 # Info: I/Os                    38      210     18.10%
7 # Info: Global Buffers           0       32      0.00%

```



```

8 # Info: LUTs                0      63400    0.00%
9 # Info: CLB Slices          0      15850    0.00%
10 # Info: Dffs or Latches     0     126800    0.00%
11 # Info: Block RAMs          0       135     0.00%
12 # Info: DSP48E1s            0       240     0.00%
13 # Info: -----
14 # Info: *****
15 # Info: Library: work Cell: prog_mem View: arch
16 # Info: *****
17 # Info: Number of ports :           38
18 # Info: Number of nets :           34
19 # Info: Number of instances :        34
20 # Info: Number of references to this view :    0
21 # Info: Total accumulated area : unknown
22 # Info: *****

```