

1. Stage 6

Mentor precision for synthesis and quartus for netlist and used EDA Playground to code. gtkWave for the waves output

a) Implementing shift and rotate

i. gtk Waves




Figure 1: gtkWave along with armsim output to verify working

```

1      0 => X"E3A00020",
2      1 => X"E3A01001",
3      2 => X"E3A02000",
4      3 => X"E3A060AA",
5      4 => X"E0822006",
6      5 => X"E0822406",
7      6 => X"E0822806",
8      7 => X"E0822C06",
9      8 => X"E6802001",
10     9 => X"E7A02001",
11     10 => X"E7802001",
12     11 => X"E08020B1",
13     12 => X"E1A020B1",
14     13 => X"E18020B1",
15     14 => X"E6C02001",
16     15 => X"E7E02001",
17     16 => X"E7C02001",
18     17 => X"E3A00020",
19     18 => X"E4903001",
20     19 => X"E5F04001",
21     20 => X"E1D050B1",
22     21 => X"E3A00021",
23     22 => X"E1F040D1",
24     23 => X"E1D050F1",
25     others => X"00000000"

```

```

1    mov r0,#32
2    mov r1,#1
3    mov r2,#0
4    mov r6,#170
5    add r2,r2,r6
6    add r2,r2,r6,LSL#8
7    add r2,r2,r6,LSL#16
8    add r2,r2,r6,LSL#24
9
10   str r2,[r0],r1
11   str r2,[r0,r1]!
12   str r2,[r0,r1]
13
14   strh r2,[r0],r1
15   strh r2,[r0,r1]!
16   strh r2,[r0,r1]
17
18   strb r2,[r0],r1
19   strb r2,[r0,r1]!
20   strb r2,[r0,r1]
21
22   mov r0,#32
23
24   ldr r3,[r0],#1
25   ldrb r4,[r0,#1]!
26   ldrh r5,[r0,#1]
27
28   mov r0,#33
29
30   ldrsb r4,[r0,#1]!
31   ldrsh r5,[r0,#1]

```

b) How to run the code

Simply run the makefile by the command "make" to view the outputs in gtkwave.¹

c) Basic working

To implement the new DT instructions, the instruction decoder has two more types. Namely DTHI and DTHR for Data transfer half word immediate and data transfer half word register. No new state in FSM is needed. Simply iorD mux is expanded. The output from A goes into this mux too. For post indexing, we use this output for address. Write back is also simple as after ReS has been calculated along with storing in data, we just need to store in reg file as well. Since the store address is different here, we need a mux for this to and FSM controls it too. Shift is also very different for these, as immediate has the bits split in 2 halves, and register load has no rotation specified. This is also taken care by appropriately setting ALU input. For up down, FSM sets ALU opcode accordingly. The write enable for the "D" register is 4 bits to take care of byte and halfword. Another signDT signal is used to do signed loading.

d) Sample test code explained

The sample test code basically checks all the instructions. I am using locn 32 and beyond for storing purposes. In register r2, I store 0xAAAAAAAA². Now I simply call all the types of str instructions. The output is attached via gtkWave and verified via ARMSim. Then I call the ldr instructions variant, both signed and unsigned. There output is also verified via armsim. Since the 15th and 7th bit is 1, signed load makes the rest of bits 1 for halfword and byte load.³

e) Netlist

i. Log Output

```

1 [2022-03-12 13:58:00 UTC] vlib work && vcom '-2019' '-o' ALU.vhd Cond.vhd data_mem.vhd Flags.vhd FSM.
   vhd IDAB_Reg.vhd Instr.vhd MyTypes.vhd PC.vhd Register.vhd Rotator.vhd Shifter.vhd design.vhd
   testbench.vhd && vsim -c -do "vsim TB; vcd file dump.vcd; vcd add -r sim:/*; run -all; exit"
2 VSIMSA: Configuration file changed: '/home/runner/library.cfg'
3 ALIB: Library "work" attached.
4 work = /home/runner/work/work.lib
5 Aldec, Inc. VHDL Compiler, build 2020.04.130
6 VLM Initialized with path: "/home/runner/library.cfg".

```

¹For this we do need gtkWave, which can easily be installed on a linux system with the command "sudo apt install gtkwave"

²This in binary is "10101010101010101010101010101010" and thus easy to check all instructions

³View the testfile.s in submission files to get the ARMSim runnable code.




Figure 2: Net List

```

7  DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and
   assertion debug will not be available."
8  COMP96 File: ALU.vhd
9  COMP96 Compile Entity "ALU"
10 COMP96 Compile Architecture "alu_arch" of Entity "ALU"
11 COMP96 File: Cond.vhd
12 COMP96 Compile Entity "cond"
13 COMP96 Compile Architecture "arch" of Entity "cond"
14 COMP96 File: data_mem.vhd
15 COMP96 Compile Entity "data_mem"
16 COMP96 Compile Architecture "arch" of Entity "data_mem"
17 COMP96 File: Flags.vhd
18 COMP96 Compile Entity "flag"
19 COMP96 Compile Architecture "arch" of Entity "flag"
20 COMP96 File: FSM.vhd
21 COMP96 Compile Entity "FSM"
22 COMP96 Compile Architecture "behaviour" of Entity "FSM"
23 COMP96 File: IDAB_Reg.vhd
24 COMP96 Compile Entity "IDAB_reg"
25 COMP96 Compile Architecture "IDAB_reg_arch" of Entity "IDAB_reg"
26 COMP96 File: Instr.vhd
27 COMP96 Compile Entity "Decoder"
28 COMP96 Compile Architecture "Behavioral" of Entity "Decoder"
29 COMP96 File: MyTypes.vhd
30 COMP96 Compile Package "MyTypes"
31 COMP96 Compile Package Body "MyTypes"
32 COMP96 File: PC.vhd
33 COMP96 Compile Entity "pc"
34 COMP96 Compile Architecture "arch" of Entity "pc"
35 COMP96 File: Register.vhd
36 COMP96 Compile Entity "Reg"
37 COMP96 Compile Architecture "reg_arch" of Entity "Reg"
38 COMP96 File: Rotator.vhd
39 COMP96 Compile Entity "rotator"
40 COMP96 Compile Architecture "arch" of Entity "rotator"
41 COMP96 File: Shifter.vhd
42 COMP96 Compile Entity "shifter"
43 COMP96 Compile Architecture "arch" of Entity "shifter"
44 COMP96 File: design.vhd
45 COMP96 Compile Entity "processor"
46 COMP96 Compile Architecture "arch" of Entity "processor"
47 COMP96 File: testbench.vhd

```

```

48 COMP96 Compile Entity "TB"
49 COMP96 Compile Architecture "behavior" of Entity "TB"
50 COMP96 Incorrect order of units detected.
51 COMP96 Automatic reorder and incremental recompilation of required units in progress.
52 COMP96 File: ALU.vhd
53 COMP96 Compile Entity "ALU"
54 COMP96 Compile Architecture "alu_arch" of Entity "ALU"
55 COMP96 File: Cond.vhd
56 COMP96 Compile Entity "cond"
57 COMP96 Compile Architecture "arch" of Entity "cond"
58 COMP96 File: FSM.vhd
59 COMP96 Compile Entity "FSM"
60 COMP96 Compile Architecture "behaviour" of Entity "FSM"
61 COMP96 File: Instr.vhd
62 COMP96 Compile Entity "Decoder"
63 COMP96 Compile Architecture "Behavioral" of Entity "Decoder"
64 COMP96 File: Flags.vhd
65 COMP96 Compile Entity "flag"
66 COMP96 Compile Architecture "arch" of Entity "flag"
67 COMP96 File: design.vhd
68 COMP96 Compile Architecture "arch" of Entity "processor"
69 COMP96 Top-level unit(s) detected:
70 COMP96 Entity => TB
71 COMP96 Compile success 0 Errors 0 Warnings Analysis time : 0.1 [s]
72 dmesg: read kernel buffer failed: Operation not permitted
73 dmesg: read kernel buffer failed: Operation not permitted
74 # Aldec, Inc. Riviera-PRO version 2020.04.130.7729 built for Linux64 on June 10, 2020.
75 # HDL, SystemC, and Assertions simulator, debugger, and design environment.
76 # (c) 1999-2020 Aldec, Inc. All rights reserved.
77 # ELBREAD: Elaboration process.
78 # ELBREAD: Elaboration time 0.0 [s].
79 # KERNEL: Main thread initiated.
80 # KERNEL: Kernel process initialization phase.
81 # ELAB2: Elaboration final pass...
82 # ELAB2: Create instances ...
83 # KERNEL: Time resolution set to 1ps.
84 # ELAB2: Create instances complete.
85 # SLP: Started
86 # SLP: Elaboration phase ...
87 # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
88 # SLP: Finished : 0.0 [s]
89 # ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for
    ordering information - sales@aldec.com.
90 # ELAB2: Elaboration final pass complete - time: 0.0 [s].
91 # KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced
    .
92 # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
93 # KERNEL: Kernel process initialization done.
94 # Allocation: Simulator allocated 8080 kB (elbread=427 elab2=7508 kernel=144 sdf=0)
95 # KERNEL: ASDB file was created in location /home/runner/dataset.asdb
96 # KERNEL: PLI/VHPI kernel's engine initialization done.
97 # PLI: Loading library '/usr/share/Riviera-PRO/bin/libsysstf.so'
98 # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
99 # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Decoder_label, Process: line__34.
100 # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0

```

```
101 # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Decoder_label, Process: line__48.
102 # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
103 # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/data_mem_label, Process: line__34.
104 # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
105 # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Reg_label, Process: line__23.
106 # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
107 # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Reg_label, Process: line__24.
108 # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
109 # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/rotator_label, Process: line__15.
110 # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
111 # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/shifter_label, Process: shift_by_set.
112 # KERNEL: Simulation has finished. There are no more test vectors to simulate.
113 # VSIM: Simulation has finished.
114 Finding VCD file...
115 ./dump.vcd
116 [2022-03-12 13:58:03 UTC] Opening EPWave...
117 Done
```