
cs1200342@iitd.ac.in

Stage 5 1.

Mentor precision for synthesis and quartus for netlist and used EDA Playground to code. gtkWave for the waves output

a) Implementing shift and rotate

gtk Waves






Figure 1: gtkWave along with armsim output to verify working

```
0 \Rightarrow X"E3A00E32",
                                                                                    14 => X"E7812082",
             1 => X"E3A010AA",
                                                                                    15 => X"E791B082",
                                                                      16
             2 \Rightarrow X"E3A02004",
                                                                                    others => X"00000000"
             3 \Rightarrow X"E0803101",
             4 \Rightarrow X"E0804121",
             5 => X"E0805141",
             6 => X"E0806161",
             7 \Rightarrow X"E0807211",
             8 \Rightarrow X"E0808231",
             9 => X"E0809251",
10
             10 => X"E080A271",
11
             11 => X"E3A01020",
12
             12 \Rightarrow X"E5810006",
13
             13 => X"E591B006",
```

1 **COL 216**

```
add r9, r0, r1, ASR r2
mov r0, #800
                                                  10
mov r1, #170
                                                          add r10, r0, r1, ROR r2
                                                  11
mov r2, #4
                                                         mov r1, 32
                                                                                  @To run in armsim,
                                                  12
add r3, r0, r1, LSL #2
                                                              change it to ldr r1, = AA and 8 to
add r4, r0, r1, LSR #2
                                                              align word
add r5, r0, r1, ASR #2
                                                          str r0, [r1,#6]
                                                  13
                                                         ldr r11, [r1,#6]
add r6, r0, r1, ROR #2
add r7, r0, r1, LSL r2
                                                          str r2, [r1, r2, LSL #1]
                                                  15
add r8, r0, r1, LSR r2
                                                          ldr r12, [r1, r2, LSL #1]
```

b) How to run the code

Simply run the makefile by the command "make" to view the outputs in gtkwave. ¹

c) Basic working

2 modules shifter and rotator are added that implement these operations. 2 new states have been added. First of these new stated is used to load a register X, which stores the third register value which is the shift amount, the other state performs the shift/ rotate as per the insruction.

d) Netlist




Figure 2: Net List

i. Log Output

COL 216 2

¹For this we do need gtkWave, which can easily be installed on a linux system with the command "sudo apt install gtkwave"

```
COMP96 Compile Architecture "alu_arch" of Entity "ALU"
10
   COMP96 File: Cond.vhd
11
   COMP96 Compile Entity "cond"
12
   COMP96 Compile Architecture "arch" of Entity "cond"
13
   COMP96 File: data_mem.vhd
14
   COMP96 Compile Entity "data_mem"
15
   COMP96 Compile Architecture "arch" of Entity "data_mem"
   COMP96 File: Flags.vhd
17
   COMP96 Compile Entity "flag"
   COMP96 Compile Architecture "arch" of Entity "flag"
19
   COMP96 File: FSM.vhd
20
   COMP96 Compile Entity "FSM"
21
   COMP96 Compile Architecture "behaviour" of Entity "FSM"
22
   COMP96 File: IDAB_Reg.vhd
23
   COMP96 Compile Entity "IDAB_reg"
   COMP96 Compile Architecture "IDAB_reg_arch" of Entity "IDAB_reg"
25
   COMP96 File: Instr.vhd
26
   COMP96 Compile Entity "Decoder"
27
   COMP96 Compile Architecture "Behavioral" of Entity "Decoder"
28
   COMP96 File: MyTypes.vhd
29
   COMP96 Compile Package "MyTypes"
30
   COMP96 Compile Package Body "MyTypes"
31
   COMP96 File: PC.vhd
   COMP96 Compile Entity "pc"
   COMP96 Compile Architecture "arch" of Entity "pc"
   COMP96 File: Register.vhd
35
   COMP96 Compile Entity "Reg"
36
   COMP96 Compile Architecture "reg_arch" of Entity "Reg"
37
   COMP96 File: Rotator.vhd
38
   COMP96 Compile Entity "rotator"
39
   COMP96 Compile Architecture "arch" of Entity "rotator"
40
   COMP96 File: Shifter.vhd
   COMP96 Compile Entity "shifter"
   COMP96 Compile Architecture "arch" of Entity "shifter"
43
   COMP96 File: design.vhd
44
   COMP96 Compile Entity "processor"
   COMP96 Compile Architecture "arch" of Entity "processor"
46
   COMP96 File: testbench.vhd
47
   COMP96 Compile Entity "TB"
48
   COMP96 Compile Architecture "behavior" of Entity "TB"
   COMP96 Incorrect order of units detected.
   COMP96 Automatic reorder and incremental recompilation of required units in progress.
   COMP96 File: ALU.vhd
52
   COMP96 Compile Entity "ALU"
53
   COMP96 Compile Architecture "alu_arch" of Entity "ALU"
54
   COMP96 File: Cond.vhd
55
   COMP96 Compile Entity "cond"
56
   COMP96 Compile Architecture "arch" of Entity "cond"
57
  COMP96 File: FSM.vhd
   COMP96 Compile Entity "FSM"
  COMP96 Compile Architecture "behaviour" of Entity "FSM"
60
  COMP96 File: Instr.vhd
61
   COMP96 Compile Entity "Decoder"
62
   COMP96 Compile Architecture "Behavioral" of Entity "Decoder"
   COMP96 File: Flags.vhd
```

COL 216 3

```
COMP96 Compile Entity "flag"
65
    COMP96 Compile Architecture "arch" of Entity "flag"
66
    COMP96 File: design.vhd
67
   COMP96 Compile Architecture "arch" of Entity "processor"
68
    COMP96 Top-level unit(s) detected:
69
    COMP96 Entity => TB
70
    COMP96 Compile success O Errors O Warnings Analysis time: 0.1 [s]
    dmesg: read kernel buffer failed: Operation not permitted
72
    dmesg: read kernel buffer failed: Operation not permitted
    # Aldec, Inc. Riviera-PRO version 2020.04.130.7729 built for Linux64 on June 10, 2020.
74
    # HDL, SystemC, and Assertions simulator, debugger, and design environment.
75
    # (c) 1999-2020 Aldec, Inc. All rights reserved.
76
    # ELBREAD: Elaboration process.
    # ELBREAD: Elaboration time 0.0 [s].
    # KERNEL: Main thread initiated.
    # KERNEL: Kernel process initialization phase.
   # ELAB2: Elaboration final pass...
   # ELAB2: Create instances ...
   # KERNEL: Time resolution set to 1ps.
83
   # ELAB2: Create instances complete.
84
   # SLP: Started
85
   # SLP: Elaboration phase ...
86
    # SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
   # SLP: Finished : 0.0 [s]
    # ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for
        ordering information - sales@aldec.com.
    # ELAB2: Elaboration final pass complete - time: 0.0 [s].
90
    # KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced
91
    # KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
92
    # KERNEL: Kernel process initialization done.
93
    # Allocation: Simulator allocated 8080 kB (elbread=427 elab2=7508 kernel=144 sdf=0)
    # KERNEL: ASDB file was created in location /home/runner/dataset.asdb
    # KERNEL: PLI/VHPI kernel's engine initialization done.
    # PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
97
    # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
    # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Decoder_label, Process: line__34.
99
    # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
100
    # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Decoder_label, Process: line__48.
101
    # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
102
    # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/data_mem_label, Process: line__34.
103
    # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
    # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Reg_label, Process: line__23.
105
    # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
106
   # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/Reg_label, Process: line__24.
107
    # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
108
    # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/rotator_label, Process: line__15.
109
    # KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
110
    # KERNEL: Time: 0 ps, Iteration: 0, Instance: /TB/uut/shifter_label, Process: shift_by_set.
    # KERNEL: Simulation has finished. There are no more test vectors to simulate.
112
    # VSIM: Simulation has finished.
113
   Finding VCD file...
114
    ./dump.vcd
115
   [2022-03-12 13:58:03 UTC] Opening EPWave...
116
   Done
117
```

COL 216 4