18-447 Lecture 25: Synchronization

James C. Hoe
Department of ECE
Carnegie Mellon University

Housekeeping

- Your goal today
 - be introduced to synchronization concepts
 - see hardware support for synchronization
- Notices
 - Lab 4: due Friday, 5/7 noon
 - HW5: due Friday, 5/7 10pm
 - Midterm 3: Tuesday, 5/11, 5:30~6:25pm
- Readings
 - P&H Ch2.11, Ch6
 - Synthesis Lecture: Shared-Memory
 Synchronization, 2013 (advanced optional)

A simple example: producer-consumer

- Consumer waiting for result from producer in shared-memory variable Data
- Producer uses another shared-memory variable
 Ready to indicate readiness (R=0 initially)

(upper-case for shared-mem Variables)

```
producer:

.....

compute into D

R=1

.....
```

```
consumer:

while (R!=1);

consume D
.....
```

 Straightforward if SC; if WC, need memory fences to order operations on R and D

Data Races

 E.g., threads T1 and T2 increment a sharedmemory variable V initially 0 (assume SC)

```
T1:

t=V
t=t+1
V=t

V=t

T2:
```

Both threads both read and write V

- What happens depends on what T2 does in between T1's read and write to V (and vice versa)
- Correctness depends on T2 not reading or writing
 V between T1's read and write ("critical section")

Mutual Exclusion: General Strategy

 Goal: allow only either T1 or T2 to execute their respective critical sections at one time

No overlapping of critical sections!

- Idea: use a shared-memory variable Lock to indicate whether a thread is already in critical section and the other thread should wait
- Conceptual Primitives:
 - wait-on: to check and block if L is already set
 - acquire: to set L before a thread enters critical sect
 - release: to clear L when a thread leaves critical sect

Mutual Exclusion: 1st Try

Assume L=0 initially

```
T1:

while (L!=0);

L=1;

t=V

t=func<sub>1</sub>(t,...)

V=t

L=0;
```

```
while (L!=0); wait
L=1; acquire
t=V
t=func<sub>2</sub>(t,...)
V=t
L=0; release
```

But wait, same problem with data race on L

Mutual Exclusion: Dekker's

Using 3 shared-memory variables: Clear1=1,
 Clear2=1, Turn=1 or 2 initially (assumes SC)

```
C1=0;
while (C2==0)
    if (T==2) {
        C1=1;
        while (T==2);
        C1=0;
    }
{... Critical Section ...}
T=2;
C1=1;
```

```
C2=0;
while (C1==0)
    if (T==1) {
        C2=1;
        while (T==1);
        C2=0;
    }
{...Critical Section...}
T=1;
C2=1;
```

Can you decipher this? Extend to 3-way?

Need an easier, more general solution

Atomic Read-Modify-Write Instruction

- Special class of memory instructions to facilitate implementations of lock synchronizations
- All effects "atomically" executed
 - reads a memory location
 - performs some simple calculation
 - writes something back to the same location

HW guarantees no intervening read/write by others

```
E.g., <swap>(addr,reg):
    temp←MEM[addr];
    MEM[addr]←reg;
    reg←temp;
```

```
<test&set>(addr,reg):
    reg←MEM[addr];
    if (reg==0)
        MEM[addr]←1;
```

Expensive to implement and to execute

Acquire and Release

- Could rewrite earlier examples directly using
 <swap> or <test&set> instead loads and stores
- Better to hide ISA-dependence behind portable
 Acquire() and Release() routines

```
T1:

Acquire(L);

t=V
t=func<sub>1</sub>(t,V,...)
V=t

Release(L);
```

```
T2:

Acquire(L);

t=V
t=func<sub>2</sub>(t,V,...)
V=t

Release(L);
```

Note: implicit in **Acquire (L)** is to wait on **L** if not free

Acquire and Release

Using <swap>, L initially 0

```
void Acquire(L) {
  do {
    reg=1;
    <swap>(L,reg);
  } while(reg!=0);
}
```

```
void Release(L) {
  L=0;
}
```

Using <test&set>, L initially 0

```
void Acquire(L) {
  do {
     <test&set>(L,reg);
  } while(reg!=0);
}
```

```
void Release(L) {
  L=0;
}
```

Many equally powerful variations of atomic RMW insts can accomplish the same

High Cost of Atomic RMW Instructions

- Literal enforcement of atomicity very early on
- In CC shared-memory multiproc/multicores
 - RMW requires a writeable M/E cache copy
 - lock cacheblock from replacement during RMW
 - expensive when lock contended by many concurrent acquires—a lot of cache misses and cacheblock transfers, just to swap "1" with "1"
- Optimization
 - check lock value using normal load on read-only S copy
 - attempt RMW only when success is possible

```
do {
    reg=1;
    if (!L) {
        <swap>(L,reg);
    }
} while (reg!=0);
```

RMW without Atomic Instructions

Add per-thread architectural state: reserved,

address and status

- <ld-linked> requests S-copy (if not cached S /M)
- HW clears reserved if cached copy lost due to CC (i.e., store or <st-cond> at another thread)
- If reserved stays valid until <st-cond>, request M-copy (if not already M) and update; can be no other intervening stores to addr in between!!

Acquire () by Id-linked and st-cond

```
void Acquire(L) {
   do
     reg=1;
   do {
        <ld-linked>(reg,L)
        while (reg!=0);
        <st-cond>(L,reg);
   } while (status==0);
}
```

if L is modified in between by another thread, <st-cond> will fail and you know to try again

Resolving Data Race without Lock

E.g., two threads T1 and T2 increment a shared-memory variable V initially 0 (assume SC)

```
T2:
do {
     <ld-linked>(t, V)
     t=t+1
     <st-cond>(V,t)
while (status==0)
```

- Atomicity not guaranteed, but
- You know if you succeeded; no effect if you don't
 Just try and try again until you succeed

Transactional Memory

```
T1:
    TxnBegin();

t=V
    t=func<sub>1</sub>(t,V,...)
    V=t
    TxnEnd();
```

```
T2:
     TxnBegin();

t=V
     t=func<sub>2</sub>(t,V,...)
V=t
     TxnEnd();
```

- Acquire (L) /Release (L) say do one at a time
- TxnBegin () /TxnEnd () say "look like" done one at a time

Implementation can allow transactions to overlap and only fixes things if violations observable

Optimistic Execution Strategy

- Allow multiple transaction executions to overlap
- Detect atomicity violations between transactions
- On violation, one of the conflicting transactions is aborted (i.e., restarted from the beginning)
 - TM writes are speculative until reaching TxnEnd
 - speculative TM writes not observable by others
- Effective when actual violation is unlikely, e.g.,
 - multiple threads sharing a complex data structure
 - cannot decide statically which part of the data structure touched by different threads' accesses
 - conservative locking adds a cost to every access
 - TM incurs a cost only when data races occur

Better??

Why not transaction'ize everything?

```
p=2
void *sumParallel
      (void * id) {
                         void *sumParallel
  long id=(long) id;
                                (void * id) {
  long i;
                                                   void *sumParallel
                            long id=(long) id;
  long N=ARRAY SIZE/p;
                                                         (void * id) {
                           long i;
                                                     long id=(long) id;
                            long N=ARRAY SIZE/p;
  TxnBegin();
                                                     long i;
  for(i=0;i<N;i++) {
                                                     long N=ARRAY SIZE/p;
                            for(i=0;i<N;i++) {
    double v=A[id*N+i];
                              TxnBeqin();
    if (v>=0)
                                                     for(i=0;i<N;i++) {
                              double v=A[id*N+i];
      SumPos+=v;
                                                       double v=A[id*N+i];
                              if (v>=0)
    else
                                                       if (v>=0) {
                                SumPos+=v;
      SumNeq+=v;
                                                         TxnBegin();
                              else
                                                         SumPos+=v;
                                SumNeg+=v;
  TxnEnd();
                                                         TxnEnd();
                              TxnEnd();
                                                       } else {
                                                         TxnBegin();
                                                         SumNeg+=v;
                                                         TxnEnd();
Compute separate sums of positive and negative
```

Overhead vs Likelihood of Succeeding

```
void *sumParallel
       (void * id) {
                                                         if (psumPos) {
  long id=(long) id;
                                                            Acquire(Lpos);
  long i;
                                                            SumPos+=psumPos;
  long N=ARRAY_SIZE/P;
                                                            Release(L<sub>pos</sub>);
  double psumPos=0;
                            local non-shared
  double psumNeg=0;
                                                         if (psumNeg) {
                                                            Acquire(L<sub>neg</sub>);
  for(i=0;i<N;i++) {
                                                            SumNeq+=psumNeq;
    double v=A[id*N+i];
                                                            Release(L<sub>neq</sub>);
    if (v>=0)
      psumPos+=v;
    else
                                       versus
      psumNeq+=v;
  TxnBegin();
                                                         if (psumPos | |psumNeg) {
  if (psumPos) SumPos+=psumPos;
                                                            Acquire(L);
  if (psumNeg) SumNeg+=psumNeg;
                                                            SumPos+=psumPos;
  TxnEnd();
                                                            SumNeq+=psumNeq;
                                                            Release(L);
```

Detecting Atomicity Violation

- A transaction tracks memory RdSet and WrSet
- Txn_a appears atomic respect to Txn_b if
 - WrSet(Txn_b) \cap (WrSet(Txn_b) \cup RdSet(Txn_b)) = \emptyset
 - RdSet(Txn_a) \cap WrSet(Txn_b) = \emptyset
- Lazy Detection
 - broadcast RdSet and WrSet to other txns at TxnEnd
 - waste time on txns that failed early on
- Eager Detection
 - check violations on-the-fly by monitoring other txns' reads and writes
 - require frequent communications

Oversimplified HW-based TM using CC

- Add RdSet and WrSet status bits to identify cacheblocks accessed since TxnBegin
- Speculative TM writes
 - issue BusRdOwn/Invalidate if starting in I or S
 - issue BusWr(old value) on first write to M block
 - on abort, silently invalidate WrSet cacheblocks
 - on reaching TxnEnd, clear RdSet/WrSet bits
 Assume RdSet/WrSet cacheblocks are never displaced
- Eager Detection
 - snoop for BusRd, BusRdOwn, and Invalidation
 - M→S, M→I or S→I downgrades to RdSet/WrSet indicative of atomicity violation

Which transaction to abort?

Barrier Synchronization

```
\left| \mathsf{T_1} \right| \mathsf{T_2} \left| \mathsf{T_3} \right| \mathsf{T_4} \left| \mathsf{T_5} \right| \mathsf{T_6} \left| \mathsf{T_7} \right| \mathsf{T_8} \left| \mathsf{T_9} \right| \mathsf{T_{10}} \mathsf{T_{11}} \mathsf{T_{12}} \mathsf{T_{13}} \mathsf{T_{14}} \mathsf{T_{15}}
               T_4 | T_5 | T_6 | T_7
T_1 | T_2 | T_3 |
                                // at the end of L20 sumParallel()
                               remain=p;
                               do {
                                   pthread barrier wait(&barrier);
                                    half=(remain+1)/2;
                                    if (id<(remain/2))</pre>
                                        psum[id]=psum[id]+psum[id+half];
                                    remain=half;
                                   while (remain>1);
```

(Blocking) Barriers

- Ensure a group of threads have all reached an agreed upon point
 - threads that arrive early have to wait
 - all are released when the last thread enters
- Can build from shared memory on small systems
 e.g., for a simple 1-time-use barrier (B=0 initially)

```
Acquire (L<sub>B</sub>)
B=B+1;
Release (L<sub>B</sub>)
while (B!=NUM THREADS); Wait
```

 Barrier on large systems are expensive, often supported/assisted by dedicated HW

Nonblocking Barriers

- Separate primitives for enter and exit
 - enterBar() is non-blocking and only records
 that a thread has reached the barrier

```
Acquire(L<sub>B</sub>)
B=B+1;
Release(L<sub>B</sub>)
```

exitBar() blocks until the barrier is complete

```
while (B!=NUM_THREADS);
```

- A thread
 - calls enterBar() then go on to independent work
 - calls exitBar() only when no more work that doesn't depend on the barrier