



# **European Research Infrastructure supporting Smart Grid Systems Technology Development, Validation and Roll Out**

## Work Package 08

# JRA2 - Co-Simulation based Assessment Methods

## Report on

# **Selected Test Case Descriptions**

Grant Agreement No: 654113

Funding Instrument: Research and Innovation Actions (RIA) – Integrating Activity (IA)

Funded under: INFRAIA-1-2014/2015: Integrating and opening existing national

and regional research infrastructures of European interest

Starting date of project: 01.11.2015
Project Duration: 54 months

Contractual delivery date: 31/10/2018
Actual delivery date: 23/12/2018

Name of lead beneficiary

for this deliverable: 1 AIT Austrian Institute of Technology GmbH

Deliverable Type: Report (R)
Security Class: Public (PU)
Revision / Status: released

# 1 Test Case Specification for TC1

#### 1.1 Test Case


Name of the Test Case	JRA2-TC1
Narrative	This test case aims to study and evaluate cyclic dependencies between continuous simulators. The interaction between electricity network and converter interfaced devices is of main interest in this test case as converters generally exhibit non-linear behaviour during faults.
	The experiments in the test case verify the low-voltage ride through capability of an onshore wind power plant (WPP) that is interconnected to a small transmission system. The WPP comprises type 4 wind turbines, which have a fully rated converter interface. The wind power plant must comply to the grid code specification of a low-voltage ride through time against voltage profile. This profile stipulates at the coupling location the minimum profile at which the WPP must stay connected.
Function(s) under Investigation	The fault ride through capability of the converter, fast reactive power support, active power recovery by the WTGs.
Object under Investigation	The fault ride through capability of the converter, fast reactive power support, active power recovery by the WTGs
Domain under Investigation	Electrical     Control/ICT
	<ul><li>Control/ICT</li><li>Environment</li></ul>
Burnaca of Investigation	
Purpose of Investigation	Verification of the converter dynamics and the converters' capability to comply to the FRT curves after a 3-phase short circuit upstream in the (sub-)transmission system, causing a voltage dip at the coupling point of the WPP.
System under Test	The wind park (collection system plus WTG) is treated by the system operator as one single entity, the wind power plant. The FRT curve is enforced at the coupling point, whereas the grid interface of the converter, its controls, protection, and electromechanical conversion components ensure the compliance to this curve. Hence, the SuT comprises:
	the coupling point
	the collection grid
	the step-up transformers
	the converters
	the WTG converters
	the WTG FRT controller  the WTG protection ask areas
	<ul><li>the WTG protection schemes</li><li>the WTG DC links</li></ul>
	the WTG electrical machine
Functions under Test	
Tunctions under Test	<ul><li>FRT functionality of the converter</li><li>fast reactive power support</li></ul>
	physical response of external system interacting with Oul
	post fault active power recovery functionality
	normal operating controls of the WTGs
	current limit of the converters
	direct voltage control of the DC link of the wind turbine
Test criteria	converter must stay connected during and after the fault

	<ul> <li>direct voltage operating region is not violated</li> <li>WTGs remain synchronised to the grid</li> <li>Transient and frequency stability must be maintained</li> </ul>
target metrics (test factors)	FRT curve:  • WPP must stay connected  • WPP may temporarily disconnect from transmission system
	PPCC, ret  0 tolear trec t
variability attributes	short circuit duration (primary versus backup protection)
quality attributes (thresholds)	<ul> <li>FRT curve tests:</li> <li>short duration (200ms), deep dip</li> <li>criteria are fulfilled in case FRT controls keep direct voltage and WTG speed within design boundaries, and phase locked loop (PLL) maintains synchronisation.</li> </ul>


# 1.2 Qualification Strategy

# 1.2.1 Test Specification JRA2-TC1.TS1

Reference to Test Case	JRA2-TC1
Title of Test	Monolithic simulation of JRA2-TC1
Test Rationale	Perform and evaluate a monolithic simulation of JRA2-TC1.
Specific Test System (graphical)	Test-specific SuT:



#### Test system setup:



In the grid configuration above, generator G3 is replaced by an aggregated WPP via an equivalent impedance.

Please consider the grid configuration in the test case descriptions as a reference. The variables between the components are the domain specific interface variables. The connections in the control domain have a directional component. The type, descriptions, and units of the interfacing variables inside the test system are described below:

- V<sub>pcc</sub>: 3x1 array with nodal voltages [V]
- I<sub>t</sub>: 3x1 array with equivalent branch currents [A]
- I<sub>d</sub>: 3x1 array with converter currents [A]
- Iq: 3x1 array with converter currents [A]
- V<sub>dc</sub>: voltage between + and pole [V]
- I<sub>lim</sub>: limiting scheme (0=no limiting, 1=d-axis priority, 2=q-axis priority,3=proportional limiting) [-]
- Karci: additional reactive current injection gain [p.u.]
- R<sub>p</sub>: active power recovery ramp rate [p.u./s]
- Ron: ramp rate on/off [-]
- p<sub>rot</sub>: chopper on/off [-]


#### **Target measures**

- FRT curve compliance
- WPP remain synchronized to transmission grid
- Correct initialization of converter controller and FRT controller

	Direct Voltage operating region is not violated
Input and output parameters	Controllable input parameters:
	fault duration
	fault location
	FRT control mode (on/off)
	<u>Uncontrollable parameters</u> :
	voltage at coupling point implicitly set by the fault characteristics
	wind turbine rotor speed
	Measured parameters:
	DC voltage,
	phase angle of PLL
Test Design	determine operating point
	set short circuit location to x
	initiate short circuit at t=1
	clear fault at t=y
	assess test criteria
Initial system state	WPP replaces G3 from IEEE 9 bus system inheriting it's operating point (P,Q at coupling point)
Evolution of system state	Test events:
and test signals	See test design.
	Target metrics:
	All deterministic cases (so all test criteria for all parameter variations) must be successful.
	Internal boundary conditions:
	The IGBT current limit of the converter is 110% of the rated current, the minimum active power recovery rate is 5 p.u./s, i.e., in 200 ms the wind turbines must be able to recover to the pre-fault power output. The wind turbine speed and the corresponding pitch controller are not modelled. Their boundaries and time constants are hence not taken into consideration for FRT operation.
Other parameters	N/A
Temporal resolution	• time constants inside SuT in between 50 μs and 5 s
	continuous simulation, time step size depends on software experiment
	components exhibit physical behaviour, the FRT controller is a discrete controller (state machine)
Source of uncertainty	N/A
Suspension criteria / Stop-	violation of WTG synchronism with grid
ping criteria	transient and frequency stability is violated

# 1.2.2 Test Specification JRA2-TC1.TS2


Reference to Test Case	JRA2-TC1
Title of Test	Co-simulation of JRA2-TC1
Test Rationale	Perform and evaluate a co-simulation with the power system, the FRT controller and the converter controller implemented in separate models.
Specific Test System (graphical)	Test specific SuT:




The variables between the components are the domain specific interface variables. The connections in the control domain have a directional component. The type, descriptions, and units of the interfacing variables inside the test system are described below:

- V<sub>pcc</sub>: 3x1 array with nodal voltages [V]
- It: 3x1 array with equivalent branch currents [A]
- I<sub>d</sub>: 3x1 array with converter currents [A]
- Iq: 3x1 array with converter currents [A]
- V<sub>dc</sub>: voltage between + and pole [V]
- I<sub>lim</sub>: limiting scheme (0=no limiting, 1=d-axis priority, 2=q-axis priority, 3=proportional limiting) [-]
- K<sub>aRCI</sub>: additional reactive current injection gain [p.u.]
- R<sub>p</sub>: active power recovery ramp rate [p.u./s]
- Ron: ramp rate on/off [-]
- p<sub>rot</sub>: chopper on/off [-]

# Vector Controller:



Wind Turbine Model:




	fault duration
	fault location
	FRT control mode (on/off)
	<u>Uncontrollable parameters</u> :
	voltage at coupling point implicitly set by the fault characteristics
	wind turbine rotor speed
	Measured parameters:
	DC voltage
	Id and Iq currents
Test Design	determine operating point
	set short circuit location to x
	initiate short circuit at t=1
	clear fault at t=y
	assess test criteria
Initial system state	WPP replaces G3 from IEEE 9-bus system inheriting it's operating point
	(P,Q at coupling point)
Evolution of system state	Test events:
and test signals	See test design.
	Target metrics:
	All deterministic cases (so all test criteria for all parameter variations) must
	be successful.
	Internal boundary conditions:
	IGBT current limit of the converter is 110% of the rated current
	minimum active power recovery rate is 5 p.u./s, i.e., in 200 ms the
	wind turbines must be able to recover to the pre-fault power output.
	The wind turbine speed and the corresponding pitch controller are not
	modelled. Their boundaries and time constants are hence not taken into
	consideration for FRT operation.
Other parameters	N/A
Temporal resolution	<ul> <li>time constants inside SuT in between 50 μs and 5 s</li> </ul>
	continuous simulation, time step size depends on software experi-
	ment
	components exhibit physical behaviour, the FRT controller is a dis-
	crete controller (state machine)
Source of uncertainty	N/A
Suspension criteria / Stop-	Violation of WTG synchronism with grid
ping criteria	If transient and frequency stability is violated

# 1.3 Mapping Strategy


# 1.3.1 Experiment Specification JRA1-TC1.TS1.monolithic

Reference to Test Specification	JRA2-TC1.TS1
Title of Experiment	Monolithic Simulation Using PowerFactory
Experiment Realisation	A monolithic simulation approach is applied for simulating the entire test case in DIgSILENT Power Factory. The models are developed and simulated in PowerFactory.



#### 1.3.2 Experiment Specification JRA1-TC1.TS2.powerfactory-simulink

Reference to Test Specification	JRA2-TC1.TS2
Title of Experiment	Co-Simulation of PowerFactory and Simulink using the FMI++ Python Interface




Experimental Design and Justification	<ul><li> 3-phase short circuit location: bus 4</li><li> variation of fault duration: 200ms</li></ul>
Precision of equipment	N/A
Uncertainty measurement	N/A
Storage of data	For further evaluation, recorded data points are stored in a CSV file on the simulation host.

# 1.3.3 Experiment Specification JRA1-TC1.TS2.pscad-simulink

Reference to Test Specification	JRA2-TC1.TS2
Title of Experiment	Co-simulation of PSCAD and Simulink using the FMI++ Python Interface
Experiment Realisation	The WTG controllers, including the FRT and converter controller, are modelled in Simulink and are exported as FMUs for ME. The transmission system, i.e., the dynamic IEEE 9-bus system, along with the WPP are modelled in PSCAD. The synchronous generator G3 is replaced by a WTG, which is modelled in PSCAD by a converter. The entire PSCAD simulation is exported as an FMU for CS, using the psacad_send and pscad_recv blocks, developed for the co-simulation interface of PSCAD. All FMUs are connected via the FMI++ Python Interface.
Experiment Setup	Co-simulation setup:
(concrete lab equipment)	analogous to JRA2-TC1.TS2.powerfactory-simulink
	PSCAD system model:    State   Day First System   D
	PSCAD co-simulation IO interface:
	NextState  V3q Vdc3 RampRate  V3d V3  V3d V3  Oref Type PMI  PSCAd_recv  Id_ref_FMI  PSCAd_recv  Id_ref_FMI  Id_ref_FMI  Id_ref_FMI
Experimental Design and Justification	3-phase short circuit location: bus 4variation of fault duration: 200ms

Precision of equipment	N/A
Uncertainty measurement	N/A
Storage of data	For further evaluation, recorded data points are stored in a CSV file on the simulation host.

#### 1.3.4 Experiment Specification JRA1-TC1.TS2.mosaik




#### 2 Test Case Specification for TC2

#### 2.1 Test Case

Name of the Test Case	JRA2-TC2
Narrative	OLTC transformer setups including the required control logic need thoughtful validation and testing beyond monolithic simulations. The purpose of this test case is to have the first step towards the implementation of a control block using FMU for ME functionality. In addition, an interface between a simulated part of the power system and a physical device can be carried out, using an embedded controller board such as an Arduino, in which data exchange is performed in both directions. Closed-loop voltage regulation can be implemented using not only a simulated controller but also using a physical controller embedded in an Arduino card.
Function(s) under Investigation	The focus of this investigation is the voltage control function for the OLTC transformer.

Object under Investigation	OLTO controller			
Object under Investigation	OLTC controller			
Domain under Investigation	Electrical & electronic domains			
	Control / ICT domain			
Purpose of Investigation	The described tests aim at verifying the functionality of various OLTC controller realizations. Each realization covers a different design and development stage of the controller under test. Especially, the capability of the OLTC controller realizations to successfully maintain the terminal voltage at the low voltage side of the transformer within the specified boundaries is evaluated.  Certain controller realizations, such as the encapsulation into an FMU or a realization by an embedded device, may impose major challenges and may influence the behaviour of the controller. In order to characterize each realization and to verify whether the control logic is still functional, the experiments described below will be performed.			
System under Test	The OLTC, its electrical vicinity, and its corresponding control algorithm comprise the SuT. The relevant sub-systems are:			
	grid supply			
	voltage sensor			
	transformer			
	OLTC control block			
	actuators that operate the OLTC			
	load			
	communication links between the controls and the transformer			
	The following system diagram illustrates the interaction of the major system components.			
	Transmission System (MV)  SuT  Transformer and OLTC  Distribution System (LV)  SuT  OLTC Controller Out  Loads			
	Domains:			
	electric control/ICT			
Functions under Test	OLTC control functionality			
	voltage regulation within the admissible limits			
	<ul> <li>control functionality implemented in an embedded hardware device (Arduino card)</li> </ul>			
	control functionality exported into an FMU for ME			
Test criteria  OLTC control block must be able to exchange data with oth within the specified time-step using its software/physical vimplementation				
	voltage operation region not violated			
target metrics (test factors)	Voltage regulation regions (LV):			



#### 2.2 Qualification Strategy

#### 2.2.1 Test Specification JRA2-TC2.TS1

Reference to Test Case	JRA2-TC2			
Title of Test	Voltage Control Function Assessment			
Test Rationale	This test aims at verifying the behavior of various OLTC controller implementations in the context of the SuT. It specifically targets the interaction of the Oul with surrounding system components and the resulting control actions.			
Specific Test System (graphical)	Physical Power System  Physical Power System  Automation and control  Grid Source (20 kV)  Transformer and OLTC  LV  Load  Set-Point  Oul  Oul  Oul  Oul  Control/ICT			

	The types, descriptions, and units of the interface variables are as follows:					
		Name	Unit	Description		
		MV	[V]	Nodal voltage	es	
		LV	[V]	Nodal voltage	es	
		LV_val	[V]	Voltage measurement		
		set-point	[V]	Voltage set-point		
		е	[V]	Voltage error		
		up	[-]	Next transfor	mer level (coil)	
		down	[-]	Previous tran	sformer level (coil)	
Target measures	• C	ontroller low v	oltage			
Input and output parameters	Conti	rollable input p	arameters:			
	• v	oltage set-poi	nt			
	• lo	oad value				
	• d	lelays				
		ntrollable inpu	•	<u>'s</u> :		
		ransformer tap				
		nain source vo	ltage value			
		requency.				
		Measured parameters:				
		is all the same				
	• C	Commons states many separate tanger means (contained below)				
	Concept Value unit Notes					
	Setl	<b>D</b>	420	V	Set point	
	Тар	Step	2.5%*	V	Tap Step	
	BLC	)+	50%*	V Block Control		
	ACC	C+	5%*	V	Step down (Delay)	
	TOL	_+	+1%*	V Step Down		
	TOL		- 1%*	V Step Up		
	ACC	C+	-5%*	V	Step Up (Delay)	
	BLC	)-	-50%*	V	Block Control	
	* depends on the rates of the deployed transformer					
Test Design	The test aims at validating and verifying the voltage control functionality of the controller in various experiments. The controller must be able to maintain a low voltage value within a certain voltage region. In order to assess the functionality, first, a predefined set of border cases will be applied. In each test iteration one input variation from the predefined set is chosen. The test criteria defined above will then be applied to evaluate each test run. The predefined set of inputs features an improved comparability of the experiments. If a test iteration shows difficulties, such as failed test criteria, additional test iterations with manually adjusted inputs will be scheduled. Such additional test iterations are used to gain further insights. Since the controllable inputs of each test run are mostly defined beforehand, a systematic/factorial test is performed. In particular, the following steps will be executed in each experiment:					


lowing steps will be executed in each experiment:

	determine the operating set-point	
	2. wait until the output is stabilized	
	3. vary the MV input voltage and/or the set-point according to the current border case	
	4. assess test criteria	
	5. repeat 2-4 until all predefined border cases are tested	
	The following border cases are defined:	
	• maximally decrease MV input voltage, use constant voltage set-point	
	maximally increase MV input voltage, use constant voltage set-point	
	<ul> <li>decrease voltage set-point from maximal to minimal value, do not artificially vary MV input voltage</li> </ul>	
	<ul> <li>increase voltage set-point from minimal to maximal value, do not artificially vary MV input voltage</li> </ul>	
Initial system state	Initial power flow conditions:	
	Load voltage value (output) = voltage set-point	
Evolution of system state and test signals	The test is successful in the case of the load voltage is always regulated within the interval [TOL-, TOL+] in both cases soft/hard OLTC control regardless of load voltage variation.	
Other parameters	N/A	
Temporal resolution	The simulation of virtual components uses fixed time steps of 0.1 ms. Any periodic communication with external equipment such as the embedded controller may be done with a lower time resolution of up to 200 ms.	
Source of uncertainty	LV and MV measurement error, parametric deviations (manly within the transformer), timing deviations	
Suspension criteria / Stopping criteria	All test patterns are successfully applied.	


# 2.3 Mapping Strategy

# 2.3.1 Experiment Specification JRA2-TC2.TS1.1

Reference to Test Specification	JRA2-TC2.TS1
Title of Experiment	Software OLTC Controller
Experiment Realisation	In the initial experiment, the SuT is simulated by a monolithic model, which covers all components of the test setup. The monolithic model and the simulation results are used to test the functionality of the controller and to create a reference for further experiments. The initial model has been built in Simulink using blocks contained in the Physical Systems Simulation toolbox (branded Simscape). The tools were chosen in order to simulate the whole system and to be able to optimize the simulation via a phasor solver to be as accurate as possible.
Experiment Setup	The Simulink block diagram of the SuT is shown below.
(concrete lab equipment)	



The OLTC controller (red block) is tested in a monolithic simulation and is implemented as follows:



The following types are used to implement the interface variables which are described in the test setup section:

Name	Туре	Un it	Description
MV	double, 3x1 array	[V]	Nodal voltages
LV	double, 3x1 array	[V]	Nodal voltages
LV_val	double	[V]	Voltage measurement
set- point	Uint	[V]	Voltage set-point
е	double	[V]	Voltage error
up	bool	[-]	Next transformer level (coil)
down	bool	[-]	Previous transformer level (coil)

# **Experimental Design and Justification**

Induced MV-Variations: (at 20kV nominal voltage)

Start Time [s]	MV Set-Point [p.u.]
0	1
12	0.9
16	1

LV 3-Phase parallel RLC load:

Parameter	Value	Unit
Configuration	Y (Neural)	

		Nominal Phase-to-phase voltage	420	[V]
		Unbalanced-Power	Off	
		Active Power	36	kW
		Inductive Reactive Power	0	[var]
		Capacitive Reactive Power	0	[var]
Precision of equipment	relative solver tolerance = 1e-4.			
Uncertainty measurement	N/A			
Storage of data	For further evaluation, the simulation outcome will be stored in a CSV file on the simulation host.			

# 2.3.2 Experiment Specification JRA2-TC2.TS1.2

Reference to Test Specification	JRA2-TC2.TS1			
Title of Experiment	Hardware OLTC Controller			
Experiment Realisation	In the second experiment, the SuT is separated in two parts. The hardware part is composed by the controller of the medium voltage transformer built in an open-source electronics platform along with the transformer itself. The software part includes the simulation model built in Simulink Matlab. Once the first experiment is done correctly, we choose a new model based on a discrete solver (no continuous states) with fixed-step size=0.1 ms to facilitate its integration into the open-source electronics platform featuring an AT Mega 2560 microcontroller.			
Experiment Setup (concrete lab equipment)	The Simulink block diagram of the SuT is identical to the block diagram of the first experiment. The OLTC controller is implemented in an Arduino card in order to test the communication between soft/hard environments. The implementation of the OLTC controller is also identical to the controller which is shown in experiment JRA2-TC2.TS1.1.			
Experimental Design and Justification	The simulated MV value is adjusted in order to induce a voltage drop on the LV side. The applied MV pattern is determined during the experiment runs such that the LV values reside within all previously defined LV bands and such that all control actions of the Oul can be fully observed.			
Precision of equipment	fixed simulation and communication steps: 0.1 ms			
Uncertainty measurement	Involved uncertainties are quantified through a direct comparison to the results off the reference simulation.			
Storage of data	For further evaluation, recorded data points will be stored in a CSV file on the simulation host.			

# 2.3.3 Experiment Specification JRA2-TC2.TS1.3

Reference to Test Specification	JRA2-TC2.TS1
Title of Experiment	OLTC Controller as FMU-ME
Experiment Realisation	This test concerns transferring the previously tested controller into an FMU for ME block. This block can be simulated with other system blocks or components in order to investigate and compare its behaviour to the case in experiment JRA2-TC2.TS1.1. The experiment covers a prototyping stage that integrates an emulated physical plant (i.e., the OLTC transformer and the measurement equipment represented by the analogue

	voltage measurement signals) with a simulated controller. Since the embedded controller on the Arduino platform is not capable of directly executing an FMU, an industrial communication protocol will be used to connect the simulation host, which executes the controller to the IO interfaces driving the plant emulation.		
Experiment Setup (concrete lab equipment)	The grid supply, the OLTC including its electrical actuators, the transformer itself, the voltage sensors, and the electrical load will be emulated by the physical laboratory setup. The OLTC and the voltage readings can be accessed via industrial IO devices. As a communication protocol, Modbus RTU over EIT/TIA 485 or Modbus TCP/IP is used. In any case, the simulation host (x86-based Workstation) connected to the IO devices may actively poll all data points. Hence, the IO devices act as Modbus slaves. On the simulation host, the exported FMU and all interface components are executed such that end-to-end communication between the plant emulation and the simulated controller is achieved. The interface components periodically poll the voltage readings via Modbus and send the outputs of the controller to a logging facility. Logged data includes the control outputs and the inputs read from the plant emulator. Stored recordings allow to evaluate the controller FMU in detail and must also contain timing information up to the limits imposed by the communication infrastructure. The actual communication period depends on the capabilities of the equipment. A period of 100 ms to 200 ms is targeted.		
	The following graphic illustrates the laboratory setup. The realization of the controller FMI is specified by the Simulink diagram in Experiment JRA2-TC2.TS1.1. The plant model in the previous experiment (the gird source, smart transformer, and load) is represented by the plant emulator in the current experiment.		
	Laboratory Equipment  Transformer and OLTC Emulator  Modbus IO Interface  Modbus FMI Interface  OLTC Controller  (FMU)  Simulation Host  Modbus Connection  domains:  control/ICT optional		
Experimental Design and Justification	For each experiment run, LV_val has to be dynamically adjusted within the permissible input range such that at least 50 control output transitions are triggered. Inputs may be manually adjusted and hence, the precise input voltage sequence may only be available after a single experiment run.		
Precision of equipment	<ul> <li>relative solver tolerance: 1e-4</li> <li>event search precision: 1 ms</li> <li>max. 200 ms Modbus polling cycle</li> </ul>		
Uncertainty measurement	recording and evaluation of timing variations		
Storage of data	For further evaluation, recorded data points will be stored in a CSV file on the simulation host.		

# 2.3.4 Experiment Specification JRA2-TC2.TS1.4

Reference to Test Specification	JRA2-TC2.TS1			
Title of Experiment	FMI-based OLTC Controller Hardware in the Loop			
Experiment Setup (concrete lab equipment)	The standalone uploaded into the periment JRA2-Tected to the IO is signals of the em IO interface of the protocol. Modbustween the IO de The simulation he logue output via of involved devict Interface composulated into an Ferface and the Ferface and the Ferface into the simulink plant metalogue output via of involved devictions.	control software is e embedded con TC2.TS1.1. The Lanterface that driven bedded controlle he testbed is access RTU over EIT/vice and the simple of periodically p	is derived from the Sin troller board, which is IV_val IO signal of the esthe signal. Similarly, or are connected to the essed via an industrial of IA 485 or Modbus TO ulation host executing colls the digital inputs a ling period depends of 100 ms to 200 ms is to ulation host run the plant the communication because the communication because of IRA2-TC2.TS1.1. The mulation Host lant Model (FMU)    Modbus IO   Interface   Impulsion Host   Impulsi	also used in excontroller is controller is controller is controller is controlled in the digital output IO interface. The II communication CP/IP is used bette plant model. In the capabilities targeted. In the model encapetween the IO ineed version of the
Experiment Realisation	In order to test the embedded OLTC controller including its IO interfaces, it will be coupled to a testbed mimicking the behaviour of the plant. The testbed may consist of industrial IO interfaces that drive the IO lines of the controller and a plant model that is interfaced via FMI for ME. Alternatively, the testbed may be directly added to the control software such that a Modbus testing interface is provided. The simulated low voltage value (LV_val) is transferred to the testbed that applies it to the controller. The signal is then processed by the physically available OLTC controller. Likewise, the control commands of the OLTC controller are sensed and transferred to the plant model. The software of the controller is still derived from the Simulink model, but in contrast to experiment JRA2-TC2.TS1.2, the controller is interfaced by its IO facilities.			
Experimental Design and Justification	Induced MV varia	ations: (at 20kV n	ominal voltage):  MV Set-Point [p.u.]	
		0	1	
		5	0.9	

			15	1			
			25	0.8			
			35	1			
			45	0.5			
			50	0.8			
			60	1			
	LV 3-pl	nase para	llel RLC load:				
		Parame	ter		Value	Unit	
		Configu	ration		Y (Neural)		
		Nominal	Phase-to-phase	voltage	420	[V]	
		Unbalan	iced-Power		Off		
		Active P	ower		36	kW	
		Inductive	e Reactive Powe	r	0	[var]	
		Capaciti	ve Reactive Pow	er	0	[var]	
Precision of equipment	• rela	ative solve	er tolerance: 1e-4				
	event search precision: 1 ms						
	max. 200 ms Modbus polling cycle						
Uncertainty measurement	recording and evaluation of timing variations						
Storage of data	For further evaluation, recorded data points will be stored in a CSV file on the simulation host.						

## 3 Test Case Specification for TC3

#### 3.1 Test Case


Name of the Test Case	JRA2-TC3
Narrative	This test case deals with the impact of ICT-related aspects in a simple low voltage distribution grid, where two meters send information about local voltage levels via a communication network to a remote controller. Based on these meter readings, the controller actuates the tap position of an OLTC transformer. ICT-related aspects of interest are technical features (communication delays, controller dead times) and consequences of cyber-security attacks (scaling attacks, ramping at-tacks, random scaling factor attacks, digital signal tap attacks).
	The aim of this test case is to demonstrate and assess the effect of communication networks on the actuation pattern of the controller and the resulting physical effects in the low voltage distribution system. Since this test case aims at providing an illustrative example of what problems may arise from poor controller designs, a fundamentally flawed approach for handling delays is implemented for the controller. Similarly, it is assumed that cyber-security measures are insufficient, opening the possibility to implement cyber-attacks.
	Moreover, this test case aims to demonstrate the importance of realistic simulation approaches for assessing distributed and centralized Smart Grid control algorithms as well as benchmarking communication network technologies and topologies for use in Smart Grid applications.

## Function(s) under Investiga-The focus of this investigation is the actuation pattern of a voltage controltion ler in the presence of communication delays, controller dead times and cyber-attacks. This controller calculates setpoints for the tap positions of an OLTC transformer based on the readings of two voltage meters. initialize: set default values for V1 and V2 send according tap position wait for new measurement receive new value only for V1 keep last value for V1 update Vmax = max( V1, V2 update Vmin = min( V1, V2 ) Vmax >= MAX\_THRESHOLD && Vmin <= MIN:THRESHOLD Vmax >= MAX\_THRESHOLD Vmin<=MIN\_THRESHOLD send: NO\_STEP send: STEP\_UP send: STEP\_DOWN send: NO\_STEP simulation finished? **Object under Investigation** voltage controller **OLTC** transformer electrical communication (uni-directional) NODE1 MTR1 communication (bi-directional) DEVICE NODE2 NODE4 NODE5 OLTC MTR2 CTRI NODE3 tap position Oul **Domain under Investigation** electrical (voltage levels) ICT (data transmission, cyber-attacks) control (calculation of setpoints, OLTC actuation) Purpose of Investigation Characterize the response of the voltage controller in the presence of communication delays, controller dead times and cyber-attacks. **System under Test** Controller: simple rule-based control algorithm, calculating tap position setpoints for the OLTC transformer depending on the meter readings runs on a dedicated server, separate from transformer and meters when receiving a new measurement and computing a new tap position setpoint, the controller becomes unresponsive for a short time period (dead time), i.e., further measurements arriving during this time

#### are not processed


#### Low voltage distribution system:

- OLTC MV/LV transformer
- changing the OLTC's tap position is assumed to take 3s in total, during which the OLTC is not responsive to new setpoints
- 2 loads with voltage meters (measurement devices and/or smart meters) that send their measurements at regular intervals to the controller



#### Communication network:

- base station/access point for wireless communication
- 1 node (sender) for each voltage meter, wireless connection to the base station
- 1 node (receiver) for the transformer, wireless connection to the base station
- 1 node (sender/receiver) for the server (controller), wired internet connection to the base station



#### **Functions under Test**

- setpoint calculation from voltage controller
- setpoint actuation at OLTC
- · data transmission of meter readings and controller setpoints

#### Test criteria

Even in the presence of communication delays, controller dead times and cyber-attacks, the actuation of the OLTC transformer should result in acceptable operational conditions (voltage levels according to grid codes). More specifically, the tap position should coincide with the "idealized" base case, where no communication delays, controller dead times or cyber-attacks are present.

target metrics (test fac-
tors)

- · tap position
- voltage levels
- variability attributes
- T<sub>sender</sub>: time between sending two measurements

	<ul> <li>t<sub>sender</sub>: time offset between voltage measurements</li> <li>t<sub>ctrl</sub>: controller dead time</li> <li>random number generator seed for ICT network simulator</li> </ul>
quality attributes (thresholds)	Acceptable operational conditions for the voltage levels are between 0,95 p.u. and 1,05 p.u.

# 3.2 Qualification Strategy

## 3.2.1 Test Specification JRA2-TC3.TS1

Reference to Test Case	JRA2-TC3	
Title of Test	validation of network communication models	
Test Rationale	This is a standalone experiment including only the communication network simulator, in order to test and validate the ns-3 models developed for the test case.	
Specific Test System (graphical)	The test system comprises the communication network as described above.	
Target measures	The simulated transmission of data between the nodes has to happen according to the defined protocols (Wi-Fi, Ethernet)	
Input and output parameters	Measured parameters:	
	timing information about data packet transmission	
	end-to-end delays of data transmission between nodes	
Test Design	The meters send every 15 minutes a packet of fixed size (100 bytes) containing a voltage measurement to the access point (Wi-Fi protocol). Subsequently, the data is sent to the server (Ethernet protocol), where the CVC algorithm is implemented.	
	<ul> <li>In the next minute after the packets are received, the controller sends a tap position setpoint to the OLTC transformer, which is also con- nected to the access point (Wi-Fi).</li> </ul>	
Initial system state	The meters start sending at t = 0 min, no other data traffic otherwise.	
Evolution of system state and test signals	N/A	
Other parameters	N/A	
Temporal resolution	internal time resolution of communication network simulator	
Source of uncertainty	communication delays	
Suspension criteria / Stopping criteria	N/A	

# 3.2.2 Test Specification JRA2-TC3.TS2\_baseline

Reference to Test Case	JRA2-TC3
Title of Test	Baseline simulation without communication delays, controller dead times or cyber-attacks
Test Rationale	The outcome of this test is the reference for test specification JRA2-TC3.TS2. By neglecting ICT-related effects, this represents the "idealized" case.

Deliverable: D8.2 Revision / Status: released 24 of 35

Specific Test System	Overview of individual simulation components:		
(graphical)			
	LoadFlowSim		
	RampingLoad V1 PeriodicSender V1		
	v₂ ▶ PeriodicSender ▶ v₂		
	v2 Feriodicsender		
	RampingLoad Load2 tap TapActuator		
Target measures	This test serves as baseline for reference for test specification JRA2-TC3.TS2.		
	As such, there is no qualification strategy for the output of this test itself.		
Input and output parameters	Controllable input parameters:		
	• tap position		
	Measured parameters:		
	voltages at loads     Uncontrollable parameters:		
	power consumption of loads		
	• T <sub>sender</sub> = 1 min		
	• t <sub>sender</sub> = 0 s		
	• $t_{ctrl} = 0 \text{ s}$		
Test Design	The test takes 2 minutes of simulation time, during which both loads are linearly ramped up.		
	• The meters send their measurements to the controller in regular intervals (T <sub>sender</sub> =1 min) in perfect synchronization (t <sub>sender</sub> =0 s), beginning at the start of the simulation (t=0 min).		
	Whenever the controller receives new measurements, a new value for the tap position is calculated and sent to the OLTC transformer.		
	<ul> <li>The transmission of data from the meters to the controller (voltage measurements) and from the controller to the OLTC's tap actuator (tap position setpoint) happens without delays.</li> </ul>		
	<ul> <li>Voltage V1 (voltage measured at Load1) is expected to stay within the operational limits throughout the test. Voltage V2 (voltage measured at Load2) falls beyond the lower threshold within 1 minute, and a change in the tap position (from 0 to -1) is expected to happen the next time the meters transmit their measurements to the controller (t=1 min).</li> </ul>		
Initial system state	initial tap position (at t=0 min): 0		
Evolution of system state and test signals	Load1: active power consumptions ramps linearly from 0 to 2 kW within 2 minutes		
	Load2: active power consumptions ramps linearly from 7 to 10 kW within 2 minutes		
	For the sake of simplicity, the effect of changing a tap should become effective at the end of the OLTC's actuation deadtime (instantaneous event, no continuous process).		
Other parameters	N/A		
Temporal resolution	1 second		
Source of uncertainty	N/A		
Suspension criteria / Stopping criteria	N/A		

# 3.2.3 Test Specification JRA2-TC3.TS2

Reference to Test Case	JRA2-TC3		
Title of Test	Assessment of impact of communication delays and controller dead times		
Test Rationale	This test assesses the impact of communication delays and controller dead times on the actuation pattern of the OLTC and the voltage levels. The impact is evaluated by comparing the final realized tap position with the expected tap position (from the base line simulation JRA2-TC3.TS2_baseline). Furthermore, the voltage levels at the end of the simulation are expected to be within the operational limits.		
Specific Test System (graphical)	Overview of individual simulation components:  LoadFlowSim RampingLoad  Load1  V1 PeriodicSender  V2 PeriodicSender  V2 Send V2 V2 RampingLoad  Load2  TapActuator  CommSim V1 V1 V2 PeriodicSender  V2 ctrl_receive tap		
	Attention: The controller calculates and transmits tap position every time a new measurement arrives (using the latest values available).		
Target measures	<ul> <li>expected final tap position (at t=2 min): -1</li> <li>voltage levels are expected to be within operational limits</li> </ul>		
Input and output parameters	<ul> <li>Controllable input parameters:</li> <li>tap position</li> <li>Measured parameters:</li> <li>voltages at loads</li> <li>Uncontrollable parameters:</li> <li>power consumption of loads</li> <li>T<sub>sender</sub> = 1 min</li> <li>□t<sub>sender</sub> □ {-14 ms, -12 ms,, 12 ms, 14 ms}</li> <li>□t<sub>ctrl</sub> □ □ {2 ms, 10 ms, 20 ms}</li> </ul>		
Test Design	□tctrl □□{2 ms, 10 ms, 20 ms}  The test takes 2 minutes of simulation time, during which both loads are linearly ramped up.  The meters send their measurements to the controller in regular intervals (T <sub>sender</sub> = 1 min) with a small relative delay to each other (□t <sub>sender</sub> ), beginning at the start of the simulation (t = 0 min).  Whenever the controller receives new measurements, a new value for the tap position is calculated and sent to the OLTC transformer.  The transmission of data from the meters to the controller (voltage measurements) and from the controller to the OLTC's tap actuator (tap position setpoint) happens with a delay (calculated by the communication network simulator).  After receiving a new voltage measurement, the controller enters its dead time (□tctrl) and becomes unresponsive.  After receiving a new tap position setpoint, the tap actuator enters its dead time and becomes unresponsive.  Voltage V1 (voltage measured at Load1) is expected to stay within the operational limits throughout the test. Voltage V2 (voltage measured at Load2) falls beyond the lower threshold within 1 minute, and a change in the tap position (from 0 to -1) is expected to happen the		

	next time the meters transmit their measurements to the controller (t = 1 min).	
Initial system state	• initial tap position (at t = 0 min): 0	
Evolution of system state and test signals	Load1: active power consumptions ramps linearly from 0 to 2 kW within 2 minutes	
	Load2: active power consumptions ramps linearly from 7 to 10 kW within 2 minutes	
	For the sake of simplicity, the effect of changing a tap should become effective at the end of the OLTC's actuation deadtime (instantaneous event, no continuous process).	
Other parameters	N/A	
Temporal resolution	2 milliseconds	
Source of uncertainty	communication delays	
Suspension criteria / Stopping criteria	N/A	

# 3.2.4 Test Specification JRA2-TC3.TS3\_baseline

Reference to Test Case	JRA2-TC3
Title of Test	Baseline simulation without cyber-attacks
Test Rationale	The outcome of this test is the reference for test specification JRA2-TC3.TS3. By neglecting ICT-related effects this represents the "idealized" case.
Specific Test System (graphical)	Overview of individual simulation components:  Attention: In this test, the controller periodically calculates and transmits tap position setpoints, using that latest values available. This means, that is does not transmit a new tap position setpoints every time a new measurement arrives (as is happening in JRA2-TC3.TS2).  CyclingLoad  CyclingLoad  CyclingLoad  LoadFlowSim  LoadFlowSim  LoadFlowSim  LoadFlowSim  ControllerSim  Metaizer  Metaizer  Metaizer  Metaizer  Unmetaizer  Metaizer  Metaizer  Unmetaizer  Metaizer  M

	1		
Target measures	This test serves as baseline for reference for test specifications JRA2-TC3.TS3_scaling, JRA2-TC3.TS3_ramping, JRA2-TC3.TS3_random and JRA2-TC3.TS3_tap_position. As such, there is no qualification strategy for the output of this test itself.		
Input and output parameters	Controllable input parameters:		
	tap position		
	Measured parameters:		
	voltages at loads		
	Uncontrollable parameters:		
	power consumption of loads		
	• T <sub>sender</sub> = 1 min		
	• T <sub>ctrl</sub> = 15 min		
	● □t <sub>sender</sub> = 3 s		
	• $\Box t_{ctrl} = 0 \text{ s}$		
	Attacker module parameters:		
	DisreteSignalAttacker=OFF		
	ContinuousSignalAttacker=OFF		
Test Design	The test takes 12 hours of simulation time, during which both loads are ramped up (see below).		
	• The meters send their measurements to the controller in regular intervals ( $T_{sender} = 1$ min) with a small relative delay to each other ( $\Box t_{sender} = 3$ s), beginning at the start of the simulation ( $t = 0$ min).		
	The controller periodically calculates and transmits tap position set- points (T <sub>ctrl</sub> = 15 min), using that latest values available, beginning at the start of the simulation (t = 0 min).		
	<ul> <li>The transmission of data from the meters to the controller (voltage measurements) and from the controller to the OLTC's tap actuator (tap position setpoint) happens over the communication network sim- ulator ("CommSim" component).</li> </ul>		
Initial system state	• initial tap position (at t = 0 min): 0		
Evolution of system state and test signals	The active power consumptions of Load1 and Load2 ramp according to the following chart:		
	3 - 2 - [M] 1 - 0 - 1 Load1 Load2 3 Load1 Load2 simulation time [h]		
Other parameters	N/A		
Temporal resolution	1 second		
Source of uncertainty	communication delays		
Suspension criteria / Stopping criteria	N/A		

# 3.2.5 Test Specification JRA2-TC3.TS3\_scaling

Reference to Test Case	JRA2-TC3
Title of Test	Assessment of scaling attacks
Test Rationale	This test characterizes the impact of a scaling attack (scaling the voltage measurements) on the OLTC's actuation pattern and the voltage levels.
Specific Test System	See test specification JRA2-TC3.TS3_baseline
Target measures	<ul> <li>tap actuation according to baseline (JRA2-TC3.TS3_baseline)</li> <li>voltage levels are expected to be within operational limits</li> </ul>
Input and output parameters	Attacker module parameters:  • DisreteSignalAttacker=OFF  • ContinuousSignalAttacker=ON  • □ <sub>s</sub> = 0.01  Remaining parameters according to test specification JRA2-TC3.TS3_baseline.
Test Design	Basic design like in test specification JRA2-TC3.TS3_baseline. In addition, the scaling attack pattern is introduced. This means, both voltage measurements ( $V1$ and $V2$ ) are modified by the ContinuousSignalAttacker component, representing an influence of a cyber-attacker in the system and scaling them by the factor $\square_s$ . Scaling rule for the voltage measurements is y(t) $\square$ (1 + $\square_s$ ).
Initial system state	<ul> <li>initial tap position (at t=0 min): 0</li> <li>attacker activation time at t=0 min</li> </ul>
Evolution of system state and test signals	See test specification JRA2-TC3.TS3_baseline
Other parameters	N/A
Temporal resolution	See test specification JRA2-TC3.TS3_baseline
Source of uncertainty	See test specification JRA2-TC3.TS3_baseline
Suspension criteria / Stopping criteria	N/A

# 3.2.6 Test Specification JRA2-TC3.TS3\_ramping

JRA2-TC3
Assessment of ramping attacks
This test characterizes the impact of a ramping attack (ramping the voltage measurements) on the OLTC's actuation pattern and the voltage levels.
See test specification JRA2-TC3.TS3_baseline
<ul> <li>tap actuation according to baseline (JRA2-TC3.TS3_baseline)</li> <li>voltage levels are expected to be within operational limits</li> </ul>
Attacker module parameters:  DisreteSignalAttacker=OFF  ContinuousSignalAttacker=ON  ¬r = 2.4e-4

	Remaining parameters according to test specification JRA2-TC3.TS3_baseline.
Test Design	Basic design like in test specification JRA2-TC3.TS3_baseline. In addition, the ramping attack pattern is introduced. This means, both voltage measurements ( $V1$ and $V2$ ) are modified by the ContinuousSignalAttacker component, representing an influence of a cyber-attacker in the system and ramping them by the factor $\Box$ r $\Box$ t, where t is the simulation time. The ramped signal attack pattern is y(t) + $\Box$ r $\Box$ t.
Initial system state	<ul> <li>initial tap position (at t=0 min): 0</li> <li>attacker activation time at t=0 min</li> </ul>
Evolution of system state and test signals	See test specification JRA2-TC3.TS3_baseline
Other parameters	N/A
Temporal resolution	See test specification JRA2-TC3.TS3_baseline
Source of uncertainty	See test specification JRA2-TC3.TS3_baseline
Suspension criteria / Stopping criteria	N/A

# 3.2.7 Test Specification JRA2-TC3.TS3\_random

Reference to Test Case	JRA2-TC3
Title of Test	Assessment of the random attack pattern
Test Rationale	This test characterizes the impact of a random attack (adding random noise to the voltage measurements) on the OLTC's actuation pattern and the voltage levels.
Specific Test System	See test specification JRA2-TC3.TS3_baseline
Target measures	<ul> <li>tap actuation according to baseline (JRA2-TC3.TS3_baseline)</li> <li>voltage levels are expected to be within operational limits</li> </ul>
Input and output parameters	Attacker module parameters:  DisreteSignalAttacker=OFF  ContinuousSignalAttacker=ON Remaining parameters according to test specification JRA2-TC3.TS3_baseline.
Test Design	Basic design like in test specification JRA2-TC3.TS3_baseline. In addition, the random attack pattern is introduced. This means, both voltage measurements ( <i>V1</i> and <i>V2</i> ) are modified by the ContinuousSignalAttacker component, representing an influence of a cyber-attacker in the system with the modification pattern y(t) + rand(a, b) , where t is the simulation time and a and b are constants.
Initial system state	<ul> <li>initial tap position (at t=0 min): 0</li> <li>attacker activation time at t=0 min</li> </ul>
Evolution of system state and test signals	See test specification JRA2-TC3.TS3_baseline
Other parameters	N/A
Temporal resolution	See test specification JRA2-TC3.TS3_baseline
Source of uncertainty	<ul><li>random attack pattern</li><li>communication delays</li></ul>

Suspension criteria / Stop-	N/A
ping criteria	

# 3.2.8 Test Specification JRA2-TC3.TS3\_tap\_position

Reference to Test Case	JRA2-TC3
Title of Test	Assessment of an attack on the tap setpoint commands
Test Rationale	This test characterizes the impact of a direct attack on the OLTC's actuation pattern, assessing the impact on the voltage levels.
Specific Test System	See test specification JRA2-TC3.TS3_baseline
Target measures	<ul> <li>tap actuation according to baseline (JRA2-TC3.TS3_baseline)</li> <li>voltage levels are expected to be within operational limits</li> </ul>
Input and output parameters	Attacker module parameters:  DisreteSignalAttacker=ON  ContinuousSignalAttacker=OFF  Remaining parameters according to test specification JRA2-TC3.TS3_baseline.
Test Design	Basic design like in test specification JRA2-TC3.TS3_baseline, but with a total simulation time of only 5 hours. In addition, an attack pattern is introduced where the voltage measurements remain unmodified, but rather the OLTC tap position setpoints sent from the controller are intercepted and modified directly. This means that the voltage measurements sent to the voltage controller have the correct values and the controller will always calculate the correct setpoints based on the correct input. However, the attacker is assumed to be able to intercept the OLTC setpoint commands and modify them by decreasing their current value by 1. As a result, the voltages rise until the systems becomes unstable.
Initial system state	See test specification JRA2-TC3.TS3_baseline
Evolution of system state and test signals	See test specification JRA2-TC3.TS3_baseline
Other parameters	N/A
Temporal resolution	See test specification JRA2-TC3.TS3_baseline
Source of uncertainty	See test specification JRA2-TC3.TS3_baseline
Suspension criteria / Stopping criteria	N/A

# 3.3 Mapping Strategy

# 3.3.1 Experiment Specification JRA2-TC3.TS1.ns-3

Reference to Test Specification	JRA2-TC3.TS1
Title of Experiment	Validation of network communication models in ns-3
Experiment Realisation	The experiment is implemented in the ns-3 communication network simulator.

Deliverable: D8.2 Revision / Status: released 31 of 35

	TRANSFORMER  ACCESS POINT  ETHERNET WIRED LINK  Wireless link  SMART METER 1  SMART METER 2
Experiment Setup	The ns-3 communication network simulator provides all models for simulating the data transfer via Wi-Fi and Ethernet. In addition, the following dedicated application layer models are used for simulating the nodes:  • <i>Model Tc3ControllerServer</i> . This application layer model simulates
	the server functionality of a CVC controller device. The role of this model is the same as the role of a server in every network, i.e., it creates a socket where the smart meters connect and sends data. In addition, after a packet is received, the headers are checked, and the end-to-end delay of the transmission is calculated and stored. Later in the simulation, this delay is used to calculate the corresponding timestamp and add an event to the event queue.
	<ul> <li>Model SmartmeterCustomClient: This application model simulates a smart meter device. The model's purpose is to establish connection to the CVC's server socket and send a packet of fixed size (100 bytes). For the calculation of the end-to-end delay, the time of the packet creation is added to it as part of a header.</li> </ul>
	<ul> <li>Model Tc3ControllerClient: This application model simulates the CVC controller's client aspect and helps to establish the connection between the controller and the OLTC transformer. More specifically, it implements a UDP client-like functionality, managing the creation and sending of packets (containing data associated with new setpoints) to the transformer. For the calculation of the end-to-end delay, the time of the packet creation is added to it as part of a header.</li> </ul>
	Model OltcCustomServer: This application model simulates the transformer server aspect and helps to establish the connection between the controller and OLTC controller. More specifically, it implements a UDP server-like functionality, receiving the packets (containing data associated with new setpoints) sent by the controller. Here the header, containing the time the packet was sent, by the controller is retrieved and the end-to-end delay is calculated.
Experimental Design and Justification	This is a basic ns-3 simulation using the dedicated application layer models implemented for this test case.
Precision of equipment	N/A
Uncertainty measurement	N/A
Storage of data	Information regarding data packet transfer is visualized and stored (graphically) via the pyViz tool. End-to-end delays are stored in CSV files for further evaluation.

# 3.3.2 Experiment Specification JRA2-TC3.TS2\_baseline.mosaik

Reference to Test Specification	JRA2-TC3.TS2_baseline
Title of Experiment	Implementation of base line simulation in mosaik
Experiment Setup (concrete lab equipment)	Dedicated simulation components are implemented as FMUs for Co-Simulation:
	<ul> <li>Power system simulation: the power system is implemented as PowerFactory model, using consecutive power flow calculations to simulate the power system</li> </ul>
	<ul> <li>Controller: the algorithm for calculating the tap position setpoint is im- plemented as a (simple) MATLAB script</li> </ul>
	The other simulation components and the FMI-compliant adapters are implemented in Python on top of mosaik's high level API.
	The use of PowerFactory requires this simulation to use Windows as operating system.
Experiment Realisation	The experiment is implemented as co-simulation using mosaik with a constant simulation step size of 1 second.  RampingLoad PeridodicSender TapActuator
	mosaik
	LoadFlowSim FMI-compliant adapter  FMU FMU power system  PowerFactory  ControllerSim FMI-compliant adapter  A  FMU ControllerSim FMI-compliant adapter  MATLAB
Experimental Design and Justification	This is a basic co-simulation setup using the mosaik environment with FMUs.
Precision of equipment	N/A
Uncertainty measurement	N/A
Storage of data	The output from the individual simulation components is stored as time series data (HDF5 data format).

#### 3.3.3 Experiment Specification JRA2-TC3.TS2.mosaik

Reference to Test Specification	JRA2-TC3.TS2
Title of Experiment	Characterization of effect of communication delays and controller dead times using mosaik

#### **Experiment Setup**

(concrete lab equipment)

Dedicated simulation components are implemented as FMUs for Co-Simulation:


- Power system simulation: the power system is implemented as PowerFactory model, using consecutive power flow calculations to simulate the power system
- Controller: the algorithm for calculating the tap position setpoint is implemented as a (simple) MATLAB script
- Communication network simulation: the communication network delays are simulated with the help of ns-3

The other simulation components and the FMI-compliant adapters are implemented in Python on top of mosaik's high level API.

The use of PowerFactory requires this simulation to use Windows as operating system. However, since ns-3 is developed for Linux operating systems, it is run in a Cygwin environment.

#### **Experiment Realisation**

The experiment is implemented as co-simulation using mosaik with a constant simulation step size of 2 milliseconds.



# Experimental Design and Justification

This is an advanced co-simulation setup using FMUs and communication delays. In order to incorporate the "randomness" of the communication delays, an ensemble of simulation runs with different random number generator seeds has to be evaluated for every considered combination of  $\Box t_{sender}$  and  $\Box t_{ctrl}$  (Monte Carlo approach).

The communication network model uses message IDs as inputs and outputs, with a message ID equal to 0 indicating that no signal is present. Inside the ns-3 model, these message IDs are associated to dummy messages (of configurable size), which are used to simulate the processing of the message within the communication network. However, the power system model and the voltage controller expect real-valued numbers as inputs and outputs and the corresponding tools (i.e., PowerFactory and MATLAB). Therefore, the mosaik wrapper for the ns-3 FMU implements a mapping between message IDs and signal values.

Furthermore, all FMU wrappers and mosaik simulators are implemented such that they understand an input of type *None* as absent signal and react accordingly (e.g., remain idle in case the signal is absent).

#### Precision of equipment

N/A

Uncertainty measurement	Since this is a computer simulation, there is no real source of uncertainty or randomness. The communication network simulator uses an integer-valued seed for its pseudo random number generator.
Storage of data	The output from the individual simulation components is stored as time series data (HDF5 data format).

# 3.3.4 Experiment Specification JRA2-TC3.TS3.mosaik

Reference to Test Specification	JRA2-TC3.TS3_baseline, JRA2-TC3.TS3_scaling, JRA2-TC3.TS3_ramping, JRA2-TC3.TS3_random, JRA2-TC3.TS3_tap_position
Title of Experiment	Cyber-attack assessment
Experiment Realisation	The experiment is implemented as co-simulation using mosaik with a constant simulation step size of 1 second.  CyclingLoad PeridodicSender Bundler Metaizer Unmetaizer  mosaik  ControllerSim LoadFLowSim uses pandapower Metaizer Unmetaizer  mosaik  CommSim FMI-compliant adapter mapping of signals and message IDs  FMU Standalone ICT system model
Experiment Setup (concrete lab equipment)	The communication network delays are simulated with the help of a simple standalone ICT system model, which calculates delays by drawing from a random distribution. This standalone model is provided as an FMU for CS. Cyber-attacks are simulated via the ContinuousSignalAttacker and DiscreteSignalAttacker components, which can be turned on/off and parameterized to yield the desired attack pattern (scaling, ramping, etc.). All simulation components, including the FMI-compliant adapter, are implemented in Python on top of mosaik's high level API.
Experimental Design and Justification	This is a co-simulation setup that can be used for part of the risk assessment of cyber-attacks, as suggested by the SPARKS methodology. It assists experts in performing such risk assessments, as the results of the simulations enable better risk perception and decisions during the risk treatment phase.  The communication network model uses message IDs as inputs and outputs, see experiment specification JRA2-TC3.TS2.mosaik.
Precision of equipment	N/A
Uncertainty measurement	Since this is a computer simulation, there is no real source of uncertainty or randomness. The communication network simulator and the random attack pattern use an integer-valued seed for their pseudo random number generator.
Storage of data	The output from the individual simulation components is stored as time series data (HDF5 data format).