








Debug Interface




IMPEDANCE
Microstrip: 50Ohm




Sensor Interface




Debug Signals





DCF77 Signals




SDMMC




SX1276




IM880b




Debug





1-Bit EEPROM




DCDC







Single Gate Buffer can be shorted by resistors



20 pins SX12xx Standard Connector:





Zürich University of Applied Sciences
School of Engineering
InES Institute of Embedded Systems

Zürich University of Applied Sciences
InES - Institute of Embedded Systems
PO Box 805
8401 Winterthur
Switzerland


© InES



This document is property of InES - Institute of Embedded Systems
No copying or distribution without prior written permission of InES


Title
SX1276.SchDoc


Size A3	Document Number 6	Revision V2.1
------------	----------------------	------------------

Sheet 6 of 9 | Print date: 28.08.2019 | Drawn by: fabb/mahi
File: F:\Projects\EAWAG\EAWAG_LoRaMesh\03_hardware\Altium\EAWAG_Lora_Mesh\SX1276.SchDoc







Rev	Date	Sign	Release Notes
Zurich University of Applied Sciences		Zurich University of Applied Sciences	
 School of Engineering		InES - Institute of Embedded Systems	
		PO Box 805	
		8401 Winterthur	
InES Institute of Embedded Systems		Switzerland	
© InES		This document is property of InES - Institute of Embedded Systems	
		No copying or distribution without prior written permission of InES	
Title			
ST-LINK-V2-1.SCHDOC			
Size	Document Number		Revision
A3	9		V2.1
Sheet 9 of 9		Print date: 28.08.2019	Drawn by: fabb/mahi
File: F:\Projects\EAWAG\EAWAG_LoRaMesh\03_hardware\Altium\EAWAG_Lora_Mesh\ST-LINK-V2-1.SCHDOC			

