
Chapter 6: Intro to Multiprocessor Systems

[Adapted from Computer Organization and Design, 4th Edition, Patterson & Hennessy, © 2016, MK and Mary Jane Irwin (<u>www.cse.psu.edu/~mii</u>)]

COSC 3327 Chapter 7A.1 McGuire SHSU, 2016

The Big Picture: Where are We Now?

Multiprocessor – a computer system with at least two processors



- Can deliver high throughput for independent jobs via job-level parallelism or process-level parallelism
- And improve the run time of a single program that has been specially crafted to run on a multiprocessor - a parallel processing program

COSC 3327 Chapter 7A.2 McGuire SHSU, 2016

Multicores Now Common

- The power challenge has forced a change in the design of microprocessors
 - Since 2002 the rate of improvement in the response time of programs has slowed from a factor of 1.5 per year to less than a factor of 1.2 per year
- Today's microprocessors typically contain more than one core – Chip Multicore microProcessors (CMPs) – in a single IC
 - The number of cores is expected to double every two years

Product	AMD Barcelona	Intel Nehalem	IBM Power 6	Sun Niagara 2
Cores per chip	4	4	2	8
Clock rate	2.5 GHz	~2.5 GHz?	4.7 GHz	1.4 GHz
Power	120 W	~100 W?	~100 W?	94 W

COSC 3327 Chapter 7A.3

McGuire SHSU, 2016

Other Multiprocessor Basics

- □ Some of the problems that need higher performance can be handled simply by using a cluster – a set of independent servers (or PCs) connected over a local area network (LAN) functioning as a single large multiprocessor
 - Search engines, Web servers, email servers, databases, ...
- □ A key challenge is to craft parallel (concurrent) programs that have high performance on multiprocessors as the number of processors increase – i.e., that scale
 - Scheduling, load balancing, time for synchronization, overhead for communication

COSC 3327 Chapter 7A.4

Encountering Amdahl's Law

□ Speedup due to enhancement E is

Speedup w/ E =
$$\frac{\text{Exec time w/o E}}{\text{Exec time w/ E}}$$

□ Suppose that enhancement E accelerates a fraction F (F <1) of the task by a factor S (S>1) and the remainder of the task is unaffected



ExTime w/ E = ExTime w/o E
$$\times$$
 Speedup w/ E =

COSC 3327 Chapter 7A.5


McGuire SHSU, 2016

Encountering Amdahl's Law

□ Speedup due to enhancement E is

Speedup w/ E =
$$\frac{\text{Exec time w/o E}}{\text{Exec time w/ E}}$$

□ Suppose that enhancement E accelerates a fraction F (F <1) of the task by a factor S (S>1) and the remainder of the task is unaffected



ExTime w/ E = ExTime w/o E \times ((1-F) + F/S)

Speedup w/ E =
$$1/((1-F) + F/S)$$

COSC 3327 Chapter 7A.6

Example 1: Amdahl's Law

Speedup w/ E =

□ Consider an enhancement which runs 20 times faster but which is only usable 25% of the time.

Speedup w/ E =

□ What if its usable only 15% of the time?

Speedup w/ E =

- Amdahl's Law tells us that to achieve linear speedup with 100 processors, none of the original computation can be scalar!
- □ To get a speedup of 90 from 100 processors, the percentage of the original program that could be scalar would have to be 0.1% or less

Speedup w/ E =

COSC 3327 Chapter 7A.7

McGuire SHSU, 2016

Example 1: Amdahl's Law

Speedup w/ E = 1 / ((1-F) + F/S)

□ Consider an enhancement which runs 20 times faster but which is only usable 25% of the time.

Speedup w/ E = 1/(.75 + .25/20) = 1.31

■ What if its usable only 15% of the time?

Speedup w/ E = 1/(.85 + .15/20) = 1.17

- Amdahl's Law tells us that to achieve linear speedup with 100 processors, none of the original computation can be scalar!
- □ To get a speedup of 90 from 100 processors, the percentage of the original program that could be scalar would have to be 0.1% or less

Speedup w/ E = 1/(.001 + .999/100) = 90.99

COSC 3327 Chapter 7A.8

Example 2: Amdahl's Law

Speedup w/ E = 1/((1-F) + F/S)

□ Consider summing 10 scalar variables and two 10 by 10 matrices (matrix sum) on 10 processors

Speedup w/ E =

□ What if there are 100 processors?

Speedup w/ E =

■ What if the matrices are 100 by 100 (or 10,010 adds in total) on 10 processors?

Speedup w/ E =

□ What if there are 100 processors?

Speedup w/ E =

COSC 3327 Chapter 7A.9

McGuire SHSU, 2016

Example 2: Amdahl's Law

Speedup w/ E = 1 / ((1-F) + F/S)

□ Consider summing 10 scalar variables and two 10 by 10 matrices (matrix sum) on 10 processors

Speedup w/ E =
$$1/(.091 + .909/10)$$
 = $1/0.1819 = 5.5$

□ What if there are 100 processors?

```
Speedup w/ E = 1/(.091 + .909/100) = 1/0.10009 = 10.0
```

□ What if the matrices are 100 by 100 (or 10,010 adds in total) on 10 processors?

```
Speedup w/ E = 1/(.001 + .999/10) = 1/0.1009 = 9.9
```

□ What if there are 100 processors?

Speedup w/ E =
$$1/(.001 + .999/100) = 1/0.01099 = 91$$

COSC 3327 Chapter 7A.10

Scaling

- □ To get good speedup on a multiprocessor while keeping the problem size fixed is harder than getting good speedup by increasing the size of the problem.
 - Strong scaling when speedup can be achieved on a multiprocessor without increasing the size of the problem
 - Weak scaling when speedup is achieved on a multiprocessor by increasing the size of the problem proportionally to the increase in the number of processors
- Load balancing is another important factor. Just a single processor with twice the load of the others cuts the speedup almost in half

COSC 3327 Chapter 7A.11

McGuire SHSU, 2016

Multiprocessor/Clusters Key Questions

- □ Q1 How do they share data?
- Q2 How do they coordinate?
- □ Q3 How scalable is the architecture? How many processors can be supported?

COSC 3327 Chapter 7A.12

Shared Memory Multiprocessor (SMP)

- □ Q1 Single address space shared by all processors
- Q2 Processors coordinate/communicate through shared variables in memory (via loads and stores)
 - Use of shared data must be coordinated via synchronization primitives (locks) that allow access to data to only one processor at a time
- They come in two styles
 - Uniform memory access (UMA) multiprocessors
 - Nonuniform memory access (NUMA) multiprocessors
- □ Programming NUMAs are harder
- But NUMAs can scale to larger sizes and have lower latency to local memory

COSC 3327 Chapter 7A.13

McGuire SHSU, 2016

Summing 100,000 Numbers on 100 Proc. SMP

□ Processors start by running a loop that sums their subset of vector A numbers (vectors A and sum are shared variables, Pn is the processor's number, i is a private variable)

```
sum[Pn] = 0;
for (i = 1000*Pn; i < 1000*(Pn+1); i = i + 1)
  sum[Pn] = sum[Pn] + A[i];</pre>
```

☐ The processors then coordinate in adding together the partial sums (half is a private variable initialized to 100 (the number of processors)) — reduction

COSC 3327 Chapter 7A.14

An Example with 10 Processors

sum[P0]sum[P1]sum[P2] sum[P3]sum[P4]sum[P5]sum[P6] sum[P7]sum[P8] sum[P9]




















half = 10

COSC 3327 Chapter 7A.15

McGuire SHSU, 2016

An Example with 10 Processors

sum[P0]sum[P1]sum[P2] sum[P3]sum[P4]sum[P5]sum[P6] sum[P7]sum[P8] sum[P9]




COSC 3327 Chapter 7A.16

Process Synchronization

- Need to be able to coordinate processes working on a common task
- Lock variables (semaphores) are used to coordinate or synchronize processes
- Need an architecture-supported arbitration mechanism to decide which processor gets access to the lock variable
 - Single bus provides arbitration mechanism, since the bus is the only path to memory the processor that gets the bus wins
- Need an architecture-supported operation that locks the variable
 - Locking can be done via an atomic swap operation (on the MIPS we have 11 and sc one example of where a processor can both read a location and set it to the locked state test-and-set in the same bus operation)

COSC 3327 Chapter 7A.17 McGuire SHSU, 2016



Review: Summing Numbers on a SMP


□ Pn is the processor's number, vectors A and sum are shared variables, i is a private variable, half is a private variable initialized to the number of processors

```
sum[Pn] = 0;
for (i = 1000*Pn; i < 1000*(Pn+1); i = i + 1)
  sum[Pn] = sum[Pn] + A[i];
                         /* each processor sums its
                         /* subset of vector A
                         /* adding together the
repeat
                         /* partial sums
                        /*synchronize first
 synch();
  if (half%2 != 0 && Pn == 0)
      sum[0] = sum[0] + sum[half-1];
 half = half/2
  if (Pn<half) sum[Pn] = sum[Pn] + sum[Pn+half];</pre>
until (half == 1);
                        /*final sum in sum[0]
```

COSC 3327 Chapter 7A.19 McGuire SHSU, 2016

An Example with 10 Processors

- □ synch(): Processors must synchronize before the "consumer" processor tries to read the results from the memory location written by the "producer" processor
 - Barrier synchronization a synchronization scheme where processors wait at the barrier, not proceeding until every processor has reached it



COSC 3327 Chapter 7A.20

Barrier Implemented with Spin-Locks

□ n is a shared variable initialized to the number of processors, count is a shared variable initialized to 0, arrive and depart are shared spin-lock variables where arrive is initially unlocked and depart is initially locked

McGuire SHSU, 2016

Spin-Locks on Bus Connected ccUMAs

COSC 3327 Chapter 7A.21

- With a bus based cache coherency protocol (write invalidate), spin-locks allow processors to wait on a local copy of the lock in their caches
 - Reduces bus traffic once the processor with the lock releases the lock (writes a 0) all other caches see that write and invalidate their old copy of the lock variable. Unlocking restarts the race to get the lock. The winner gets the bus and writes the lock back to 1. The other caches then invalidate their copy of the lock and on the next lock read fetch the new lock value (1) from memory.
- This scheme has problems scaling up to many processors because of the communication traffic when the lock is released and contested

COSC 3327 Chapter 7A.22 McGuire SHSU, 2016


Aside: Cache Coherence Bus Traffic

	Proc P0	Proc P1	Proc P2	Bus activity	Memory
1	Has lock	Spins	Spins	None	
2	Releases lock (0)	Spins	Spins	Bus services P0's invalidate	
3		Cache miss	Cache miss	Bus services P2's cache miss	
4		Waits	Reads lock (0)	Response to P2's cache miss	Update lock in memory from P0
5		Reads lock (0)	Swaps lock (11,sc of 1)	Bus services P1's cache miss	
6		Swaps lock (11,sc of 1)	Swap succeeds	Response to P1's cache miss	Sends lock variable to P1
7		Swap fails	Has lock	Bus services P2's invalidate	
8		Spins	Has lock	Bus services P1's cache miss	

COSC 3327 Chapter 7A.23 McGuire SHSU, 2016

Message Passing Multiprocessors (MPP)

- Each processor has its own private address space
- □ Q1 Processors share data by *explicitly* sending and receiving information (message passing)
- □ Q2 Coordination is built into message passing primitives (message send and message receive)



COSC 3327 Chapter 7A.24

Summing 100,000 Numbers on 100 Proc. MPP

Start by distributing 1000 elements of vector A to each of the local memories and summing each subset in parallel

```
sum = 0;
for (i = 0; i<1000; i = i + 1)
  sum = sum + Al[i];  /* sum local array subset</pre>
```

□ The processors then coordinate in adding together the sub sums (Pn is the number of processors, send(x,y) sends value y to processor x, and receive() receives a value)

```
half = 100;
limit = 100;
repeat
  half = (half+1)/2;    /*dividing line
  if (Pn>= half && Pn<limit) send(Pn-half,sum);
  if (Pn<(limit/2)) sum = sum + receive();
  limit = half;
until (half == 1);    /*final sum in P0's sum
```

COSC 3327 Chapter 7A.25 McGuire SHSU, 2016

An Example with 10 Processors

sum sum sum sum sum sum sum sum sum


















P9 half = 10

COSC 3327 Chapter 7A.26



Pros and Cons of Message Passing

- Message sending and receiving is *much* slower than addition, for example
- But message passing multiprocessors and much easier for hardware designers to design
 - Don't have to worry about cache coherency for example
- □ The advantage for programmers is that communication is explicit, so there are fewer "performance surprises" than with the implicit communication in cache-coherent SMPs.
 - Message passing standard MPI-2 (www.mpi-forum.org)
- However, its harder to port a sequential program to a message passing multiprocessor since every communication must be identified in advance.
 - With cache-coherent shared memory the hardware figures out what data needs to be communicated

COSC 3327 Chapter 7A.28

Networks of Workstations (NOWs) Clusters

- Clusters of off-the-shelf, whole computers with multiple private address spaces connected using the I/O bus of the computers
 - lower bandwidth than multiprocessor that use the processormemory (front side) bus
 - lower speed network links
 - more conflicts with I/O traffic
- □ Clusters of N processors have N copies of the OS limiting the memory available for applications
- Improved system availability and expandability
 - easier to replace a machine without bringing down the whole system
 - allows rapid, incremental expandability
- Economy-of-scale advantages with respect to costs

COSC 3327 Chapter 7A.29 McGuire SHSU, 2016

Commercial (NOW) Clusters

	Proc	Proc Speed	# Proc	Network
Dell PowerEdge	P4 Xeon	3.06GHz	2,500	Myrinet
eServer IBM SP	Power4	1.7GHz	2,944	
VPI BigMac	Apple G5	2.3GHz	2,200	Mellanox Infiniband
HP ASCI Q	Alpha 21264	1.25GHz	8,192	Quadrics
LLNL Thunder	Intel Itanium2	1.4GHz	1,024*4	Quadrics
Barcelona	PowerPC 970	2.2GHz	4,536	Myrinet

COSC 3327 Chapter 7A.30

Multithreading on A Chip

- □ Find a way to "hide" true data dependency stalls, cache miss stalls, and branch stalls by finding instructions (from other process threads) that are independent of those stalling instructions
- □ Hardware multithreading increase the utilization of resources on a chip by allowing multiple processes (threads) to share the functional units of a single processor
 - Processor must duplicate the state hardware for each thread a separate register file, PC, instruction buffer, and store buffer for each thread
 - The caches, TLBs, BHT, BTB, RUU can be shared (although the miss rates may increase if they are not sized accordingly)
 - The memory can be shared through virtual memory mechanisms
 - Hardware must support efficient thread context switching

COSC 3327 Chapter 7A.31 McGuire SHSU, 2016

Types of Multithreading


- □ Fine-grain switch threads on every instruction issue
 - Round-robin thread interleaving (skipping stalled threads)
 - Processor must be able to switch threads on every clock cycle
 - Advantage can hide throughput losses that come from both short and long stalls
 - Disadvantage slows down the execution of an individual thread since a thread that is ready to execute without stalls is delayed by instructions from other threads
- □ Coarse-grain switches threads only on costly stalls (e.g., L2 cache misses)
 - Advantages thread switching doesn't have to be essentially free and much less likely to slow down the execution of an individual thread
 - Disadvantage limited, due to pipeline start-up costs, in its ability to overcome throughput loss
 - Pipeline must be flushed and refilled on thread switches

COSC 3327 Chapter 7A.32 McGuire SHSU, 2016

Multithreaded Example: Sun's Niagara (UltraSparc T2)

□ Eight fine grain multithreaded single-issue, in-order cores (no speculation, no dynamic branch prediction)

	Niagara 2
Data width	64-b
Clock rate	1.4 GHz
Cache (I/D/L2)	16K/8K/4M
Issue rate	1 issue
Pipe stages	6 stages
BHT entries	None
TLB entries	64I/64D
Memory BW	60+ GB/s
Transistors	??? million
Power (max)	<95 W




COSC 3327 Chapter 7A.33

McGuire SHSU, 2016

Niagara Integer Pipeline


 Cores are simple (single-issue, 6 stage, no branch prediction), small, and power-efficient




Simultaneous Multithreading (SMT)

- □ A variation on multithreading that uses the resources of a multiple-issue, dynamically scheduled processor (superscalar) to exploit both program ILP and threadlevel parallelism (TLP)
 - Most SS processors have more machine level parallelism than most programs can effectively use (i.e., than have ILP)
 - With register renaming and dynamic scheduling, multiple instructions from independent threads can be issued without regard to dependencies among them
 - Need separate rename tables (RUUs) for each thread or need to be able to indicate which thread the entry belongs to
 - Need the capability to commit from multiple threads in one cycle
- □ Intel's Pentium 4 SMT is called hyperthreading
 - Supports just two threads (doubles the architecture state)

COSC 3327 Chapter 7A.35 McGuire SHSU, 2016





Review: Multiprocessor Basics

- □ Q1 How do they share data?
- □ Q2 How do they coordinate?
- □ Q3 How scalable is the architecture? How many processors?

			# of Proc
Communication	Message passing		8 to 2048
model	Shared	NUMA	8 to 256
	address	UMA	2 to 64
Physical	Network		8 to 256
connection	Bus		2 to 36

COSC 3327 Chapter 7A.38