


Chapter 2: Gates, Circuits, and Combinational Logic

Dr. Tim McGuire
Sam Houston State University
*Based on notes by
Miles Murocca*


Analog and Digital Systems

- An *analog circuit* can have any value between its maximum and minimum limits
- A *digital circuit* (at least in concept) has one of a fixed number of values and changes from one value to another instantaneously
 - Digital electronic circuits use a binary system, with two values (0 and 1)
 - Ideally, if a computer runs off 5V, a 0 (false, low, off) value would be represented by 0.0 V and 1 (true, high, on) by +5.0V
 - This is TTL (which is common but being replaced by faster and cooler devices)
 - We can't unfortunately, construct devices with such precision, so we assign *ranges* of values to represent 0 and 1

Assignments of Logical 0 and Logical 1 to Voltage Ranges



(a) At the output of a logic gate




(b) At the input to a logic gate

Truth Tables

- Developed in 1854 by George Boole
- Further developed by Claude Shannon (Bell Labs)
- Outputs are computed for all possible input combinations (how many input combinations are there?)

Consider a room with two light switches. How must they work?



!Don't show this to your electrician, or wire your house this way. This circuit definitely violates the electric code. The practical circuit never leaves the lines to the light "hot" when the light is turned off. Can you figure how?

Truth Tables Showing All Possible Functions of Two Binary Variables


A	B	False	AND	$\overline{A\overline{B}}$	A	$\overline{A\overline{B}}$	B	XOR	OR
0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

A	B	NOR	XNOR	\overline{B}	$A + \overline{B}$	\overline{A}	$\overline{A} + B$	NAND	True
0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

- The more frequently used functions have names: AND, XOR, OR, NOR, XNOR, and NAND. (Always use upper-case spelling.)

Logic Gates and Their Symbols

Logic Gate Symbols for AND, OR, Buffer, and NOT Boolean functions



- Note the use of the "inversion bubble."
- Be careful about the "nose" of the gate when drawing AND vs. OR.

2-7 Chapter 2—Gates, Circuits, and Combinational Logic

Logic Gate Symbols for NAND, NOR, XOR, and XNOR Boolean functions

NAND

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

$F = \overline{A \cdot B}$

NOR

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

$F = \overline{A + B}$

Exclusive-OR (XOR)

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

$F = A \oplus B$

Exclusive-NOR (XNOR)

A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

$F = A \odot B$

2-8 Chapter 2—Gates, Circuits, and Combinational Logic

Variations of Basic Logic Gate Symbols

(a)

(b)

(c)

(a) 3 inputs (b) A negated input (c) Complementary outputs

2-9 Chapter 2—Gates, Circuits, and Combinational Logic

The Inverter at the Transistor Level

(a)

Power terminals for an inverter made visible

(b)

Transistor symbol

(c)

A transistor used as an inverter

(d)

Inverter transfer function

2-10 Chapter 2—Gates, Circuits, and Combinational Logic

Transistor Circuits

(a) A two-input NAND gate

(b) A two-input NOR gate

2-11 Chapter 2—Gates, Circuits, and Combinational Logic

The Basic Properties of Boolean Algebra

Relationship	Dual	Property
$AB = BA$	$A + B = B + A$	Commutative
$A(B + C) = AB + AC$	$A + BC = (A + B)(A + C)$	Distributive
$1A = A$	$0 + A = A$	Identity
$A\bar{A} = 0$	$A + \bar{A} = 1$	Inverse
$0A = 0$	$1 + A = 1$	Null
$AA = A$	$A + A = A$	Idempotence
$A(BC) = (AB)C$	$A + (B + C) = (A + B) + C$	Associative
$\bar{\bar{A}} = A$		Complement
$\overline{AB} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A}\bar{B}$	DeMorgan's Theorem
$AB + \bar{A}C + BC = AB + \bar{A}C$	$(\bar{A} + B)(A + C)(B + C) = (\bar{A} + B)(A + C)$	Consensus Theorem

Principle of duality: The dual of a Boolean function is gotten by replacing AND with OR, and OR with AND, constant 1s by 0s, and 0s by 1s

Postulates

Theorems

2-12 Chapter 2—Gates, Circuits, and Combinational Logic

DeMorgan's Theorem

A	B	$\overline{AB} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A}\bar{B}$
0	0	1	1
0	1	1	0
1	0	1	0
1	1	0	0

DeMorgan's theorem: $A + B = \overline{\bar{A}\bar{B}}$

$F = A + B$


\equiv

$F = \overline{\bar{A}\bar{B}}$

The Sum-of-Products (SOP) Form

Truth Table for the Majority Function

Minterm Index	A	B	C	F
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1




A balance tips to the left or right depending on whether there are more 0's or 1's.

- Transform the function into a two-level AND-OR equation
- Implement the function with an arrangement of logic gates from the set {AND, OR, NOT}
- M is true when $A = 0, B = 1$, and $C = 1$, or when $A = 1, B = 0$, and $C = 1$, and so on for the remaining cases.
- Represent logic equations by using the sum-of-products (SOP) form

The SOP Form of the Majority Gate


- The SOP form for the 3-input majority gate is:
- $M = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC = m_3 + m_5 + m_6 + m_7 = \sum(3, 5, 6, 7)$
- Each of the 2^n terms are called minterms, running from 0 to $2^n - 1$
- Note the relationship between minterm number and Boolean value.
- Discuss: common-sense interpretation of equation.

A Two-Level AND-OR Circuit Implements the Majority Function



Discuss: what is the gate count?

Four Notations Used at Circuit Intersections




Positive versus Negative Logic

- Positive logic: truth, or assertion is represented by logic 1, higher voltage; falsity, de- or unassertion, logic 0, is represented by lower voltage.
- Negative logic: truth, or assertion is represented by logic 0, lower voltage; falsity, de- or unassertion, logic 1, is represented by higher voltage


Gate Logic: Positive vs. Negative Logic

Normal Convention: Positive Logic/Active High
Low Voltage = 0; High Voltage = 1

Alternative Convention sometimes used: Negative Logic/Active Low




Positive and Negative Logic Assignments



Digital Components

- High-level digital circuit designs are normally made using collections of logic gates referred to as *components*, rather than using individual logic gates. The majority function can be viewed as a component.
- Levels of integration (numbers of gates) in an integrated circuit (IC) can be roughly considered as:
 - Small-scale integration (SSI): 10–100 gates.
 - Medium-scale integration (MSI): 100–1000 gates.
 - Large-scale integration (LSI): 1000–10,000 logic gates.
 - Very large scale integration (VLSI): 10,000–upward.
- These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.
- Let us consider several useful MSI components.


Simplified Data Sheet for 7400 NAND gate



The Multiplexer (MUX)


Block Diagram and Truth Table

This is a 4-to-1 Multiplexer




$$F = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + ABD_3$$

AND-OR Circuit Implementation



An 8-1 MUX Can Implement the Majority Function


A	B	C	M
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Principle: Use the 3 MUX control inputs to select (one at a time) the 8 data inputs

The Demultiplexer (DEMUX)

Block Diagram and Truth Table



$$F_0 = D\bar{A}\bar{B} \quad F_2 = DA\bar{B}$$


$$F_1 = D\bar{A}B \quad F_3 = DAB$$

D	A	B	F_0	F_1	F_2	F_3
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

The Demultiplexer Is a Decoder with an Enable Input

A Circuit for a 1-4 DEMUX

Compare to Decoder on next slide



Block Diagram and Truth Table

Enable = 1							
A	B	D ₀	D ₁	D ₂	D ₃		
0	0	1	0	0	0		
0	1	0	1	0	0		
1	0	0	0	1	0		
1	1	0	0	0	1		

Enable = 0							
A	B	D ₀	D ₁	D ₂	D ₃		
0	0	0	0	0	0		
0	1	0	0	0	0		
1	0	0	0	0	0		
1	1	0	0	0	0		

$D_0 = \overline{A} \overline{B}$

$D_1 = \overline{A} B$

$D_2 = A \overline{B}$

$D_3 = AB$

$$D_0 = \bar{A}\bar{B} \quad D_1 = \bar{A}B \quad D_2 = A\bar{B} \quad D_3 = AB$$

