COSC 3327 Computer Architecture


Chapter 1: Performance

[Adapted from Computer Organization and Design, 5th Edition, and addition material from Mary Jane Irwin, PSU]

COSC 3327 Chapter 1.1

Below the Program

Applications software



System software

- Operating system supervising program that interfaces the user's program with the hardware (e.g., Linux, MacOS, Windows)
 - Handles basic input and output operations
 - Allocates storage and memory
 - Provides for protected sharing among multiple applications
- Compiler translate programs written in a high-level language (e.g., C, Java) into instructions that the hardware can execute

COSC 3327 Chapter 1.2

McGuire, SHSU

Below the Program, Con't

□ High-level language program (in C)

■ Assembly language program (for MIPS)

```
swap: sll $2, $5, 2
add $2, $4, $2
lw $15, 0($2)
lw $16, 4($2)
sw $16, 0($2)
sw $15, 4($2)
jr $31
```

□ Machine (object, binary) code (for MIPS)

000000 00000 00101 0001000010000000 000000 00100 00010 0001000000100000

. . . . COSC 3327 Chapter 1.3

McGuire, SHSU

Advantages of Higher-Level Languages?

□ Higher-level languages

As a result, very little programming is done today at the assembler level

COSC 3327 Chapter 1.4


Advantages of Higher-Level Languages?

- Higher-level languages
 - Allow the programmer to think in a more natural language and for their intended use (Fortran for scientific computation, Cobol for business programming, Lisp for symbol manipulation, Java for web programming, ...)
 - Improve programmer productivity more understandable code that is easier to debug and validate
 - Improve program maintainability
 - Allow programs to be independent of the computer on which they are developed (compilers and assemblers can translate high-level language programs to the binary instructions of any machine)
 - Emergence of optimizing compilers that produce very efficient assembly code optimized for the target machine
- As a result, very little programming is done today at the assembler level

COSC 3327 Chapter 1.5 McGuire, SHSU


Under the Covers

- □ Five classic components of a computer input, output, memory, datapath, and control
- □ datapath + control = processor (CPU)



COSC 3327 Chapter 1.6

AMD's Barcelona Multicore Chip



- Four out-oforder cores on one chip
- □ 1.9 GHz clock rate
- 65nm technology
- □ Three levels of caches (L1, L2, L3) on chip
- Integrated Northbridge


cosc 3327 Chapter 1.7 http://www.techwarelabs.com/reviews/processors/barcelona/

McGuire, SHSU

Instruction Set Architecture (ISA)

- □ ISA, or simply architecture the abstract interface between the hardware and the lowest level software that encompasses all the information necessary to write a machine language program, including instructions, registers, memory access, I/O, ...
 - Enables implementations of varying cost and performance to run identical software
- □ The combination of the basic instruction set (the ISA) and the operating system interface is called the application binary interface (ABI)
 - ABI The user portion of the instruction set plus the operating system interfaces used by application programmers. Defines a standard for binary portability across computers.

COSC 3327 Chapter 1.8 McGuire, SHSU




Technology Scaling Road Map (ITRS)


Year	2004	2006	2008	2010	2012
Feature size (nm)	90	65	45	32	22
Intg. Capacity (BT)	2	4	6	16	32


□ Fun facts about 45nm transistors

- 30 million can fit on the head of a pin
- You could fit more than 2,000 across the width of a human hair
- If car prices had fallen at the same rate as the price of a single transistor has since 1968, a new car today would cost about 1 cent

COSC 3327 Chapter 1.10







"For the P6, success criteria included performance above a certain level and failure criteria included power dissipation above some threshold."

Bob Colwell, Pentium Chronicles

COSC 3327 Chapter 1.14

A Sea Change is at Hand

- □ The power challenge has forced a change in the design of microprocessors
 - Since 2002 the rate of improvement in the response time of programs on desktop computers has slowed from a factor of 1.5 per year to less than a factor of 1.2 per year
- □ As of 2006 all desktop and server companies are shipping microprocessors with multiple processors – cores – per chip

Product	AMD	Intel	IBM Power 6	Sun Niagara
	Barcelona	Nehalem		2
Cores per chip	4	4	2	8
Clock rate	2.5 GHz	~2.5 GHz?	4.7 GHz	1.4 GHz
Power	120 W	~100 W?	~100 W?	94 W

□ Plan of record is to double the number of cores per chip per generation (about every two years)

COSC 3327 Chapter 1.15 McGuire, SHSU

End of Lecture 1

COSC 3327 Chapter 1.16

Performance Metrics

- Purchasing perspective
 - given a collection of machines, which has the
 - best performance ?
 - least cost ?
 - best cost/performance?
- Design perspective
 - faced with design options, which has the
 - best performance improvement?
 - least cost ?
 - best cost/performance?
- Both require
 - basis for comparison
 - metric for evaluation
- Our goal is to understand what factors in the architecture contribute to overall system performance and the relative importance (and cost) of these factors

COSC 3327 Chapter 1.17 McGuire, SHSU

"Never let an engineer get away with simply presenting the data. Always insist that he or she lead off with the conclusions to which the data led."

Bob Colwell, Pentium Chronicles


COSC 3327 Chapter 1.18

Throughput versus Response Time

- □ Response time (execution time) the time between the start and the completion of a task
 - Important to individual users
- □ Throughput (bandwidth) the total amount of work done in a given time
 - Important to data center managers
- Will need different performance metrics as well as a different set of applications to benchmark embedded and desktop computers, which are more focused on response time, versus servers, which are more focused on throughput

COSC 3327 Chapter 1.19 McGuire, SHSU

Response Time Matters



cosc 3327 Chapter 1.20 Justin Rattner's ISCA'08 Keynote (VP and CTO of Intel)

Defining (Speed) Performance

□ To maximize performance, need to minimize execution time

If X is n times faster than Y, then

 Decreasing response time almost always improves throughput

COSC 3327 Chapter 1.21

McGuire, SHSU

A Relative Performance Example

□ If computer A runs a program in 10 seconds and computer B runs the same program in 15 seconds, how much faster is A than B?

COSC 3327 Chapter 1.22

Relative Performance Example

□ If computer A runs a program in 10 seconds and computer B runs the same program in 15 seconds, how much faster is A than B?

We know that A is n times faster than B if

The performance ratio is
$$\frac{15}{10} = 1.5$$

So A is 1.5 times faster than B

COSC 3327 Chapter 1.23

McGuire, SHSU

Performance Factors

- CPU execution time (CPU time) time the CPU spends working on a task
 - Does not include time waiting for I/O or running other programs


OI

 Can improve performance by reducing either the length of the clock cycle or the number of clock cycles required for a program

COSC 3327 Chapter 1.24

Review: Machine Clock Rate

 Clock rate (clock cycles per second in MHz or GHz) is inverse of clock cycle time (clock period)



10 nsec clock cycle => 100 MHz clock rate

5 nsec clock cycle => 200 MHz clock rate

2 nsec clock cycle => 500 MHz clock rate

1 nsec (10⁻⁹) clock cycle => 1 GHz (10⁹) clock rate

500 psec clock cycle => 2 GHz clock rate

250 psec clock cycle => 4 GHz clock rate

200 psec clock cycle => 5 GHz clock rate

COSC 3327 Chapter 1.25

McGuire, SHSU

Improving Performance Example

□ A program runs on computer A with a 2 GHz clock in 10 seconds. What clock rate must a computer B run at to run this program in 6 seconds? Unfortunately, to accomplish this, computer B will require 1.2 times as many clock cycles as computer A to run the program.

COSC 3327 Chapter 1.26

Improving Performance Example

□ A program runs on computer A with a 2 GHz clock in 10 seconds. What clock rate must computer B run at to run this program in 6 seconds? Unfortunately, to accomplish this, computer B will require 1.2 times as many clock cycles as computer A to run the program.

$$\frac{\text{CPU time}_{A}}{\text{clock rate}_{A}} = \frac{\text{CPU clock cycles}_{A}}{\text{clock rate}_{A}}$$

CPU clock cycles_A = 10 sec x 2 x
$$10^9$$
 cycles/sec
= 20×10^9 cycles

clock rate_B =
$$\frac{1.2 \times 20 \times 10^9 \text{ cycles}}{6 \text{ seconds}}$$
 = 4 GHz

COSC 3327 Chapter 1.27

McGuire, SHSU

Clock Cycles per Instruction

- Not all instructions take the same amount of time to execute
 - One way to think about execution time is that it equals the number of instructions executed multiplied by the average time per instruction

CPU clock cycles for a program = # Instructions x Average clock cycles per instruction

- Clock cycles per instruction (CPI) the average number of clock cycles each instruction takes to execute
 - A way to compare two different implementations of the same ISA

	CPI for this instruction class					
	A B C					
CPI	1	2	3			

COSC 3327 Chapter 1.28

Using the Performance Equation

□ Computers A and B implement the same ISA. Computer A has a clock cycle time of 250 ps and an effective CPI of 2.0 for some program and computer B has a clock cycle time of 500 ps and an effective CPI of 1.2 for the same program. Which computer is faster and by how much?

COSC 3327 Chapter 1.29

McGuire, SHSU

Using the Performance Equation

□ Computers A and B implement the same ISA. Computer A has a clock cycle time of 250 ps and an effective CPI of 2.0 for some program and computer B has a clock cycle time of 500 ps and an effective CPI of 1.2 for the same program. Which computer is faster and by how much?

Each computer executes the same number of instructions, *I*, so

CPU time_A =
$$I \times 2.0 \times 250 \text{ ps} = 500 \times I \text{ ps}$$

CPU time_B =
$$I \times 1.2 \times 500 \text{ ps} = 600 \times I \text{ ps}$$

Clearly, A is faster ... by the ratio of execution times

COSC 3327 Chapter 1.30

Effective (Average) CPI

□ Computing the overall effective CPI is done by looking at the different types of instructions and their individual cycle counts and averaging

Overall effective CPI =
$$\sum_{i=1}^{n} (CPI_i \times IC_i)$$

- Where IC_i is the count (percentage) of the number of instructions of class i executed
- CPI; is the (average) number of clock cycles per instruction for that instruction class
- n is the number of instruction classes
- □ The overall effective CPI varies by instruction mix a measure of the dynamic frequency of instructions across one or many programs

COSC 3327 Chapter 1.31

THE Performance Equation

CPU time

Our basic performance equation is then

- □ These equations separate the three key factors that affect performance
 - Can measure the CPU execution time by running the program
 - The clock rate is usually given
 - Can measure overall instruction count by using profilers/ simulators without knowing all of the implementation details
 - CPI varies by instruction type and ISA implementation for which we must know the implementation details

COSC 3327 Chapter 1.32

Determinates of CPU Performance

CPU time = Instruction_count x CPI x clock_cycle

	Instruction_ count	CPI	clock_cycle
Algorithm			
Programming language			
Compiler			
ISA			
Core organization			
Technology			

COSC 3327 Chapter 1.33

McGuire, SHSU

Determinates of CPU Performance

CPU time = Instruction_count x CPI x clock_cycle

	Instruction_ count	CPI	clock_cycle
Algorithm	X	X	
Programming language	X	X	
Compiler	X	X	
ISA	x	X	X
Core organization		X	X
Technology			x

COSC 3327 Chapter 1.34

A Simple Example

Ор	Freq	CPI _i	Freq x CPI _i
ALU	50%	1	
Load	20%	5	
Store	10%	3	
Branch	20%	2	
	Σ =		

- How much faster would the machine be if a better data cache reduced the average load time to 2 cycles?
- How does this compare with using branch prediction to shave a cycle off the branch time?
- □ What if two ALU instructions could be executed at once?

COSC 3327 Chapter 1.35

McGuire, SHSU

A Simple Example

Ор	Freq	CPI _i	Freq x	CPI _i			
ALU	50%	1		.5	.5	.5	.25
Load	20%	5		1.0	.4	1.0	1.0
Store	10%	3		.3	.3	.3	.3
Branch	20%	2		.4	.4	.2	.4
			Σ =	2.2	1.6	2.0	1.95

■ How much faster would the machine be if a better data cache reduced the average load time to 2 cycles?

CPU time new = $1.6 \times IC \times CC$ so 2.2/1.6 means 37.5% faster

How does this compare with using branch prediction to shave a cycle off the branch time?

CPU time new = 2.0 x IC x CC so 2.2/2.0 means 10% faster

■ What if two ALU instructions could be executed at once?

CPU time new = 1.95 x IC x CC so 2.2/1.95 means 12.8% faster

COSC 3327 Chapter 1.36

Workloads and Benchmarks

- Benchmarks a set of programs that form a "workload" specifically chosen to measure performance
- □ SPEC (System Performance Evaluation Cooperative) creates standard sets of benchmarks starting with SPEC89. The latest is SPEC CPU2006 which consists of 12 integer benchmarks (CINT2006) and 17 floating-point benchmarks (CFP2006).

www.spec.org

□ There are also benchmark collections for power workloads (SPECpower_ssj2008), for mail workloads (SPECmail2008), for multimedia workloads (mediabench), ...

COSC 3327 Chapter 1.37

McGuire, SHSU

Old SPEC Benchmarks

	nteger benchmarks		FP benchmarks
gzip	compression	wupwise	Quantum chromodynamics
vpr	FPGA place & route	swim	Shallow water model
gcc	GNU C compiler	mgrid	Multigrid solver in 3D fields
mcf	Combinatorial optimization	applu	Parabolic/elliptic pde
crafty	Chess program	mesa	3D graphics library
parser	Word processing program	galgel	Computational fluid dynamics
eon	Computer visualization	art	Image recognition (NN)
perlbmk	perl application	equake	Seismic wave propagation simulation
gap	Group theory interpreter	facerec	Facial image recognition
vortex	Object oriented database	ammp	Computational chemistry
bzip2	compression	lucas	Primality testing
twolf	Circuit place & route	fma3d	Crash simulation fem
		sixtrack	Nuclear physics accel
		apsi	Pollutant distribution

COSC 3327 Chapter 1.38

SPEC CINT2006 on Barcelona (CC = 0.4×10^9)

Name	ICx10 ⁹	СРІ	ExTime	RefTime	SPEC ratio
perl	2,1118	0.75	637	9,770	15.3
bzip2	2,389	0.85	817	9,650	11.8
gcc	1,050	1.72	724	8,050	11.1
mcf	336	10.00	1,345	9,120	6.8
go	1,658	1.09	721	10,490	14.6
hmmer	2,783	0.80	890	9,330	10.5
sjeng	2,176	0.96	837	12,100	14.5
libquantum	1,623	1.61	1,047	20,720	19.8
h264avc	3,102	0.80	993	22,130	22.3
omnetpp	587	2.94	690	6,250	9.1
astar	1,082	1.79	773	7,020	9.1
xalancbmk	1,058	2.70	1,143	6,900	6.0
Geometr	ric Mean				11.7

COSC 3327 Chapter 1.39

McGuire, SHSU


Comparing and Summarizing Performance

- □ How do we summarize the performance for benchmark set with a single number?
 - First the execution times are normalized giving the "SPEC ratio" (bigger is faster, i.e., SPEC ratio is the inverse of execution time)
 - The SPEC ratios are then "averaged" using the geometric mean (GM)

$$GM = \int_{i=1}^{n} SPEC ratio_{i}$$

□ Guiding principle in reporting performance measurements is reproducibility – list everything another experimenter would need to duplicate the experiment (version of the operating system, compiler settings, input set used, specific computer configuration (clock rate, cache sizes and speed, memory size and speed, etc.))

COSC 3327 Chapter 1.40




Summary: Evaluating ISAs

- Design-time metrics:
 - Can it be implemented, in how long, at what cost?
 - Can it be programmed? Ease of compilation?
- Static Metrics:
 - How many bytes does the program occupy in memory?
- Dynamic Metrics:
 - How many instructions are executed? How many bytes does the processor fetch to execute the program?
 - How many clocks are required per instruction?
 - How "lean" a clock is practical?

Best Metric: Time to execute the program!

depends on the instructions set, the processor organization, and compilation techniques.



Inst. Count

Cycle Time

COSC 3327 Chapter 1.42