

	1	2	3	4		5	
	•	-	<u> </u>	•			\neg
	Lander Anna						
	Inputs, Arrays						
A							- 1
	inputs.sch						
	<u>Outputs</u>						
	Outputs						
1							- 1
1	outputs.sch						- 1
4	Backgate Bias Generator						ŀ
	Backyate Bias Gelleratur						
	backgate.sch						
3							- 1
1							- 1
1							
1							- 1
1							
1							
							- 1
1							
1							
1							
1							
1							
.							I.
4							je
1							
1							
							- 1
				Skop			\dashv
				Skoe File: pla8700.sch Sheet: / Title: PLA MOS 8700 (r Size: A4 Date: KiCad E.D.A.			_
				File: pla8700.sch			
				Sheet: /			- 1
				Title: DIA MOS 9700 /-	everce_enciocorod\		\dashv
				TILLE: FLA MUS 8/00 (F	everse-engineered)	15 :	_
1				Size: A4 Date:	: 20 dec 2012	 Rev: 1 ld: 1/4	
1				KiCad E.D.A.		 ld: 1/4	\neg
				1			








File: outputs.sch					
Sheet: /Outputs/					
Title:					
Size: A4	Date: 20 dec 2012		Rev:		
KiCad E.D.A.	ld: 3/4				



For each input IO..I15









Product Term Array (NOR)

For each signal IOB..#I15B and for each product term PO..P47



Sum Term Array (NOR)

For each product term P0..P47 and for each sum term #F0..#F7



Skoe			
File: inputs.sch			
Sheet: /Inputs, Arrays/			
Title:			
Size: A4	Date: 20 dec 2012	Rev:	
KiCad E.D.A.		ld: 4/4	