Midterm Exam S3 Computer Architecture

Duration: 1 hr

Write answers only on the answer sheet.

Exercise 1 (6 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (2 points)

Answer the questions on the answer sheet.

Exercise 4 (2 points)

The code below has two errors. The **Eleven** subroutine should return 1 in **D0.L** if **D1.L** is lower than 11, otherwise it should return 2 in **D0.L**. The **Main** program should call **Eleven** with a value in **D1.L**. On the <u>answer sheet</u>, specify the two line numbers that contain the errors and the two correct instructions that should have been used.

```
org
                dc.l
                        Main
 2
 3
 4
                         $500
                org
                moveq.l #50,d1
   Main
 6
                         Eleven
                jmp
 7
                illegal
8
9
   Eleven
                cmp.l
                         11,d1
10
                blo
                         \lower
                moveq.l #2,d0
11
12
   \lower
                moveq.l #1,d0
13
14
                rts
```

Midterm Exam S3

Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
           move.l #$11224488,d7
part1
           moveq.l #1,d1
                   d7
            tst.b
            bmi
                   part2
           moveq.l #2,d1
            clr.l
part2
            move.l #$88664422,d0
loop2
            addq.l #1,d2
            subq.w #2,d0
            bne
                    loop2
part3
            clr.l
           move.l
                   #$4422,d0
loop3
            addq.l #1,d3
                   d0,loop3
            dbra
                                  ; DBRA = DBF
                   d7,d4
part4
           move.l
                    #8,d4
            ror.l
                    #4,d4
            ror.w
           rol.l
                    #8,d4
                    #8,d4
            ror.w
            rol.b
                    #4,d4
                   d4
            swap
```

Midterm Exam S3 2/6

Computer Architecture – EPITA – S3 – 2024/2025 **v1.8** http://www.wowgwep.com/EASv68K.htm Com/EASv68K.htm Com/

	FV6.	,62	K Ouis	k Rof	e	'er	100										3 — 2024/2025 8K htm — Convrigh	t © 2004-2007 By: Chuck Kelly
March Mar											•			•		-		
Mile	Jpcode																Uperation	<u>Vescription</u>
Continue Continu	4 D D D					Ап	(An)	(An)+	-(An)	(i,An)	(i,An,Kn)	abs.W	abs.L	(i,PL)	(i,PG,Rn)	#n	D D V > D	ALLEGE L. W. LL.
MOD Mod Color	ARCD	R		*0*0*	e -	-	-	-	- e	- -	-	-	-	- -	-	-		
Dad	ADD ⁴	BWL		****	е	S	s	S	s	S	S	S	S	S	S	s ⁴		Add binary (ADDI or ADDQ is used when
Mill Sept. Find					е	d ⁴	d	d	d	d		d	d	-	-	-		
Mill Sept. Find	ADDA ⁴	WL			S	_		S	S	S	S	S	S	S	S	S		
1001 1001				****		 				d		d	d	-				
MONT Month Month				****		Ч	_							-	-	_		
Abb.				****		-	-	-	-		-	_	-	-	-			
Mode	,,,,,,,				-	_	-	_	l e	_	_	_	_	_	_	-	, <i>'</i>	
MAIN SW, #A	ΔNΠ ⁴	RWI		-**00	Р	 	5	2		5	8	5	5	8	5	s ⁴		Logical AND source to destination
MOIN Sept. Find	71115					_	1		l				Ι.			-		
Month Mont	ANDI ⁴	RWI		-**00		-	_							-	-	S		
Mill W #ASR					-	<u> </u>	_				-		_	_		_		
Access A		_		=====	_	 	 _ 				_		_	_		_		
Sect				****		+	-	_	_	_	_	_	_	_	_			
M		DWL			l	-	[_	[_		_	_	_			
BCC OW ² address ²	HOIN	w			u		٦,	1	۱ ،		d		۱,			2	□	
CEUR B L Dad	Ron		_			 	u	u	u	u	u	u	u					
EBER B L Dud	000	DVV	auuress		-	-	-	_	_	-	_	_	_	-	_	-		
BCLR B L Bnd	Drur	D I	П J	*_	_1		٦		٦.		4							
BELR B L Dnd	оспо	ם ב				-	1	_	_			_	_			-		· ·
Mind	DELD	пі		*_		ļ-	_			_	_	_				_		
BRA BW	BPTK	B L				-	_	_	l	_	_	-	_	-			, ,	
## BSET B L	ппл	пиЗ			a'	-	_		-				_	-		S		
##.d					-	-										-		
BNS BNS BU Gardeness	RZEI	R T		*		-	_		l								, ,	
BIST B L Dn.d	000	DW3			q.	-	d	d	d	d	d	d	d	-		S		
##nd					-	-	-	-	-	-	-	-	-	-		-		
CHK W s.Dn -*UUU e - s s s s s s s s s	RIZI	R T		*		-	1	_	l			l				-		
Clear destination to zero						-		_			_	_		_	_			
Compare Comp					_	-								S		S		
Compare An to source					_	-	d	d	d	d	d	d	d	-	-	-,		
CMPM BWL Mn.d					е	S ⁴	S	S	S	S	S	S	S	S	S		1	
CMPM					_	е	-							S	S	_		
DRCC W Dn.address - - - - - - -	CMPI 4	_			d	-	d	d	d	d	d	d	d	-	-	S		· ·
					-	-	-	е	-	-	-	-	-	-	-	-		
DIVIS W s.Dn	DBcc	W	Dn.addres ²		-	-	-	-	-	-	-	-	-	-	-	-		
DIVIU W s.Dn -***0 e - s s s s s s s s s s s s s s s s s s	פעות	w	e Nn	-***0		١.	-		-				-			-		
EOR 4 BWL Dn.d						+										_		
EORI					_		_						_					
EURI						<u> </u>	_				_			-				
EORI					u		u		u									
EXG					-	ļ-	<u> </u>											
EXT WI Dn					-	-	-		-					-		S		
				++00	_	е	-		-				-	-		-		
Jump to effective address of destination Jump to effective address of est An Jump to effective address of destination Jump to effective address of est An Jump to effective address of sta An Jump to effective address of sta An Jump to effective address of sta An Jump to effectiv		WL	חח		d	-	<u> </u>		-		-	-	-	-		-		
SER d					-	-	-		-		-	-	-	-		-		
LEA L S.An			_		-	-			-				-		-	-		
LINK	JSR				-	-	d	-	-	d	d	d	d	d	d	-		
SP + #n \rightarrow SP Congative in to allocate space	LEA	L			-	е	S		-	S	S	S	S	S	S	-		
Logical shift Dy, Dx bits left/right Logical shift Dy, Hn bits L/R (#n:1 to 8) Logical shift Dy, #n bits L/R (#n:1 to 8	LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-		
Logical shift Dy, #n bits L/R (#n:1 to 8) W d																	SP + #n → SP	
LSR #n,Dy	LZL	BWL		***0*	е	-	-	-	-	-	-	-	-	-	-	-	X T	
MOVE 4 BWL s,d $^{-**00}$ e s 4 e e e e e e e e e e s s s 4 s \rightarrow d Move data from source to destination MOVE W s,CCR $======$ s - s s s s s s s s s s s s s s s s s	LSR				d	-	-	-	-	-	-	-	-	-	-			
MOVE W s.CCR ===== s - s s s s s s s s s s s s s s s					-	-	d	d	d	d	d	d	d	-	-			
MOVE W s.SR ===== s - s s s s s s s s s s s s s s s	MOVE ⁴			-**00	В	s4	е	В	е	В	е	е	В	S	S	s ⁴		Move data from source to destination
MOVE W SR,d d - d d d d d d d SR \rightarrow d Move Status Register to destination MOVE L USP,An d USP \rightarrow An Move User Stack Pointer to An (Privileged) An,USP - s An \rightarrow USP Move An to User Stack Pointer (Privileged)	MOVE	W			S	Ŀ	S	S	S	S	S	S	S	S	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE W SR,d d - d d d d d d d SR \rightarrow d Move Status Register to destination MOVE L USP,An d USP \rightarrow An Move User Stack Pointer to An (Privileged) An,USP - s An \rightarrow USP Move An to User Stack Pointer (Privileged)	MOVE	W			S	[-	S	S	S	S	S	S	S	S	S	S	RZ ← z	Move source to Status Register (Privileged)
MOVE L USP,An $$ - d USP \rightarrow An Mave User Stack Pointer to An (Privileged) An,USP - s An \rightarrow USP Move An to User Stack Pointer (Privileged)	MOVE	W			d	-	d	d	d	d	d	d	d	-	-	-		
An,USP $-$ s $ -$ An $ ightarrow$ USP Move An to User Stack Pointer (Privileged)	MOVE	L			-	d	-	-	-			-	-	-	-	-		Move User Stack Pointer to An (Privileged)
		-			-		-	-	-	-	-	-	-	-	-	-		Move An to User Stack Pointer (Privileged)
		BWI		XNZVC	Dn		(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.l	(i,PC)	(i,PC,Rn)	#п		

Computer Architecture – EPITA – S3 – 2024/2025

Opcode	Size	Operand	CCR	E	Effec	tive /	Addres	S S=S	nurce.	d=destina	tinn. e:	=eithe	r. i=dis	placemen	ıt	Operation	Description
	BWL	s.d	XNZVC	_		(Ап)	(Ап)+	-(An)			abs.W			(i,PC,Rn)			
MOVEA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		-	-	d	-	d	d	d	Д	Ь	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	2	-	S	S	2	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	s	-	-	-	-	-	-		(Access only even or odd addresses)
MOVEQ4	L	#n,Dn	-**00	Ь	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS		s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	е	-	2	 S	S	S	S	2	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В.	d	*U*U*	ď	-	d	d	d	d	d		d	-	-	_	0 - d _m - X → d	Negate BCD with eXtend, BCD result
NEG		d	****	ď	-	d	ď	ď	d	d	ď	d	_	_		□ - d → d	Negate destination (2's complement)
NEGX		d	****	4	-	d	d	d	d	d	ď	d	-	_		D - d - X → d	Negate destination with eXtend
NOP	UIIL	-		-	-	-	-	-	-	-	-	-	_	_		None	No operation occurs
NOT	BWL	d	-**00	Ь		d	Ь	d	d	d	Ь	d	_	_		$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴		s,Dn	-**00	u e		S	S	S	S	2	2	S	S	S		s OR Dn → Dn	Logical OR
l uk	UNL	Dn,d		6		q	q	q	d d	d	q	q	-	-	١,	Dn OR d → d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	4		d	d	d	d	Д	d	q	_	-	S	#n OR d → d	Logical OR #n to destination
ORI ⁴		#n,CCR	=====	u	-	u	-	-	- u	-	- u	-	_			#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴		#n,SR		-	-	-	_		-	-	-	_	_			#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	VV I			-	-	-	-	-				-		-	2 -	$\uparrow_{\text{S}} \rightarrow \text{-(SP)}$	Push effective address of s onto stack
	L	S		-	-	2			S	2	2	2	2	S	-		
RESET	DWI	D D	-**0*	-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL		Dx,Dy	-**0*	6	-	-	-	-	-	-	-	-	-	-	-	[4	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DDV/	W	d	***0*	-	-	d	d	d	d	d	Ь	d	-	-	-		Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	*****	В	-	-	-	-	-	-	-	-	-	-	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X ◆ 1.	Rotate Dy, #n bits left/right (#n: 1 to 8)
DTF	W	d		-	-	d	d	d	d	d	d	d	-	-	-	(00) > 00 (00) > 00	Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR; (SP)+ → PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$\frac{-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}}{-(Ax)_{10} - (Ax)_{10}}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	е	S,	S	2	2	S	2	2	2	2	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	d ⁴	d	d	d	d	Ь	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		S	е	S	S	2	S	S	S	S	S	S		An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	Р	d	d	Д	Ь	d	Ь	Р	Р		-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SNBX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	Ь	-	-	-		-	-	-	-	-	-	-	bits[31:16]←→bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	Ь	-	d	Ь	d	d	Ь	Ь	d	-	-	-	test d→CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-		$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
															-	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	_	-	-	_	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL	Ч	-**00	Ь		d	d	d	d	d	d	d	_	_	-	test d → CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	_	_		$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BITEK	BWL	s,d	XNZVC	Пп		(An)	(An)+	-(An)	(j An)	(i An Rn)	ahs W	ahs I	(i PC)	(i,PC,Rn)		m / u , (u / ' / MII	Nomero lecel wai rapade il ulli atter
	UIIL	a,u		ווט	ווח	(UII)	(111)	(AII)	(i,Aii)	(1,411,1111)	404.11	aua.L	(1,1 11)	(iii uii(ii)	1111		

Condition Tests (+ DR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)												
CC	Condition	Test	CC	Candition	Test							
T	true	1	VC	overflow clear	!V							
F	false	0	ΛZ	overflow set	٧							
HI ^u	higher than	!(C + Z)	PL	plus	!N							
TZ _n	lower or same	C + Z	MI	minus	N							
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)							
LOu, CSª	lower than	C	LT	less than	$(N \oplus V)$							
NE	not equal	!Z	GT	greater than	$![(N \oplus V) + Z]$							
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$							

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

Dn Data register (8/16/32-bit, n=0-7)

 ${f Rn}$ any data or address register

s Source, **d** Destination

e Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ Effective address

Long only; all others are byte only

Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Branch sizes: $.\mathbf{B}$ or $.\mathbf{S}$ -128 to +127 bytes, $.\mathbf{W}$ or $.\mathbf{L}$ -32768 to +32767 bytes

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

1-2006 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.