


Graphes  
QCM 5  
24 novembre 2025

1. Dans un graphe non orienté, s'il existe une chaîne  $x \rightsquigarrow y$  pour toute paire de sommets disjoints  $\{x, y\}$ , le graphe est
  - (a) complet
  - (b) transitif
  - ☒ ☒ (c) connexe
  - (d) fortement connexe
  - (e) parfait
2. Si lors du parcours largeur d'un graphe non orienté à partir d'un sommet quelconque, tous les sommets sont marqués sans avoir eu besoin de relancer le parcours dans la fonction d'appel, alors le graphe est
  - ☒ ☒ (a) connexe
  - ☒ (b) complet
  - (c) fortement connexe
  - (d) parfait
3. Considérons les forêts couvrantes des parcours largeur et profondeur d'un même graphe non orienté (en choisissant les sommets en ordre croissant).
  - ☒ ☒ (a) Il y a toujours le même nombre d'arbres dans les deux forêts couvrantes.
  - (b) La forêt couvrante du parcours profondeur peut contenir plus d'arbres.
  - (c) La forêt couvrante du parcours largeur peut contenir plus d'arbres.
4. Un graphe non orienté d'ordre  $n$  peut être connexe à partir de
  - ☒ ☒ (a)  $n - 1$  arêtes
  - (b)  $n$  arêtes
  - (c)  $n + 1$  arêtes
  - (d)  $2n$  arêtes
5. Soit  $G$  un graphe non orienté connexe, sa fermeture transitive est
  - (a) un sous-graphe de  $G$
  - (b) un graphe partiel de  $G$
  - ☒ (c) un graphe connexe
  - ☒ ☒ (d) un graphe complet
  - (e) un graphe parfait
6. Soit  $G = \langle S, A \rangle$  un graphe non orienté d'ordre  $N$  avec  $M = \text{Card}(A)$ , la complexité de l'algorithme de Warshall sur  $G$  est en
  - (a)  $O(\max(N, M))$
  - (b)  $O(N^2)$
  - (c)  $O(N.M)$
  - ☒ ☒ (d)  $O(N^3)$
  - (e)  $O(M^2)$

Soit le graphe non orienté  $G$  représenté par la figure suivante.



7. Combien de composantes connexes a le graphe  $G$  ?

- (a) 1
- (b) 2
- ☒ (c) 3
- (d) 4

8. Le sous-graphe de  $G$  issu de l'ensemble de sommets  $\{2, 7, 8\}$  est une composante connexe de  $G$ .

- ☒ (a) Vrai
- (b) Faux
- (c) Ça dépend

9. Le sous-graphe de  $G$  issu de l'ensemble de sommets  $\{0, 3, 6\}$  est une composante connexe de  $G$ .

- ☒ (a) Vrai
- ☒ (b) Faux
- (c) Ça dépend

10. Lors de la construction de la fermeture transitive de  $G$ , combien d'arêtes vont être ajoutées à celles déjà existantes dans  $G$  ?

- (a) 1
- (b) 2
- ☒ (c) 3
- (d) 4



## QCM N°6

Lundi 24 novembre 2025

### Question 11

Dans  $E = \mathbb{R}^3$ , on considère la famille  $\mathcal{F} = (u_1=(1,0,0), u_2=(1,1,0), u_3=(4,1,0))$ . Alors :

- a.  $\text{Vect } \mathcal{F} = \{0_E\}$
- b.  $\text{Vect } \mathcal{F}$  est une droite
- ☒ ☒ c.  $\text{Vect } \mathcal{F}$  est un plan
- d.  $\text{Vect } \mathcal{F} = E$
- e. Aucun des autres choix

### Question 12

Dans  $E = \mathbb{R}_2[X]$ , on considère la famille  $\mathcal{F} = (X-1, X^2-X, X^2)$ . Alors la dimension de  $\text{Vect } \mathcal{F}$  vaut :

- a.  $\dim(\text{Vect } \mathcal{F}) = 0$
- b.  $\dim(\text{Vect } \mathcal{F}) = 1$
- ☒ c.  $\dim(\text{Vect } \mathcal{F}) = 2$
- ☒ d.  $\dim(\text{Vect } \mathcal{F}) = 3$
- e. Aucun des autres choix

### Question 13

Dans  $E = \mathbb{R}_2[X]$ , on considère une famille de la forme  $\mathcal{F} = (P_1, P_2, P_3, P_4)$ . Alors on sait que :

- a. La famille  $\mathcal{F}$  est libre
- ☒ ☒ b. La famille  $\mathcal{F}$  est liée
- c.  $\mathcal{F}$  est une famille génératrice de  $E$
- d.  $\mathcal{F}$  n'est pas une famille génératrice de  $E$
- e. Aucun des autres choix

### Question 14

Dans  $E = \mathbb{R}^2$ , on considère la base  $\mathcal{B} = (\varepsilon_1 = (1, -1), \varepsilon_2 = (2, 1))$ .

Soit  $u \in E$  dont les coordonnées dans  $\mathcal{B}$  sont  $X = \begin{pmatrix} 1 \\ 2 \end{pmatrix}$ . Alors ce vecteur  $u$  est égal à :

- ☒ a.  $u = (5, 1)$
- ☐ b.  $u = (1, 2)$
- ☐ c.  $u = (-1, 1)$
- ☐ d.  $u = (1, 0)$
- ☐ e. Aucun des autres choix

### Question 15

Soit la matrice  $A = \begin{pmatrix} 1 & 2 \\ 3 & 4 \end{pmatrix}$ . Alors le déterminant de  $A$  vaut :

- ☐ a.  $\det(A) = 2$
- ☒ b.  $\det(A) = -2$
- ☐ c.  $\det(A) = 10$
- ☐ d.  $\det(A) = -5$
- ☐ e. Aucun des autres choix

### Question 16

Soit la matrice  $A = \begin{pmatrix} 1 & 1 & 1 \\ 1 & 0 & 2 \\ 3 & 0 & 4 \end{pmatrix}$ . Alors le déterminant de  $A$  vaut :

- ☒ a.  $\det(A) = 2$
- ☐ b.  $\det(A) = -2$
- ☐ c.  $\det(A) = 10$
- ☐ d.  $\det(A) = -5$
- ☐ e. Aucun des autres choix



### Question 17

Soit  $(A, B) \in (\mathcal{M}_3(\mathbb{R}))^2$ . Alors :

- a.  $\det(A + B) = \det(A) + \det(B)$
- b.  $\det(2A) = 2 \det(A)$
- ☒ ☒ c.  $\det(AB) = \det(A) \times \det(B)$
- d. Aucun des autres choix

### Question 18

Soient  $A \in \mathcal{M}_3(\mathbb{R})$  et  $\lambda \in \mathbb{R}$ . Alors  $\lambda$  est valeur propre de  $A$  si et seulement si :

- a.  $\exists u \in \mathbb{R}^3, u \neq 0_{\mathbb{R}^3} \text{ et } \lambda Au = 0_{\mathbb{R}^3}$
- b.  $Au = \lambda u$
- c.  $\exists u \in \mathbb{R}^3, Au = \lambda u$
- ☒ ☒ d.  $\exists u \in \mathbb{R}^3, u \neq 0_{\mathbb{R}^3} \text{ et } Au = \lambda u$
- e. Aucun des autres choix

### Question 19

Soient  $A \in \mathcal{M}_3(\mathbb{R})$  et  $I_3$  la matrice identité de  $\mathcal{M}_3(\mathbb{R})$ . Alors le polynôme caractéristique de  $A$  est :

- ☒ ☒ a.  $P_A(X) = \det(A - XI_3)$
- b.  $P_A(X) = \det(XA - I_3)$
- c.  $P_A(X) = \det(A + XI_3)$
- d.  $P_A(X) = \det(XA + I_3)$
- e. Aucun des autres choix

### Question 20

Soit  $A = \begin{pmatrix} 1 & 2 & -1 \\ 0 & -2 & 1 \\ 0 & 0 & -1 \end{pmatrix}$ . Alors :

- a. Le polynôme caractéristique de  $A$  est  $P_A(X) = (1 - X)^2(-2 - X)$
- ☒ ☒ b. Le polynôme caractéristique de  $A$  est  $P_A(X) = (1 - X)(-2 - X)(-1 - X)$
- ☒ ☒ c. Une valeur propre de  $A$  est  $\lambda = -2$
- d. Une valeur propre de  $A$  est  $\lambda = 2$
- e. Aucun des autres choix

## QCM 4

### Architecture des ordinateurs

Lundi 24 novembre 2025

Pour toutes les questions, une ou plusieurs réponses sont possibles.

21. À quoi sert le symbole '#' ?
- A. Il indique qu'un opérande est sous forme décimale.
  - B. Il indique qu'un opérande est une adresse.
  - ☒ ☒ C. Il indique qu'un opérande est une donnée immédiate.
  - D. Il indique qu'un opérande est sous forme hexadécimale.
22. Quelle instruction sert essentiellement à appeler un sous-programme ?
- ☒ ☒ A. JSR
  - B. JMP
  - C. Aucune de ces réponses.
  - D. RTS
23. Les étapes pour dépiler une donnée sont :
- A. Décrémenter A7 puis lire la mémoire pointée par A7.
  - ☒ ☒ B. Lire la mémoire pointée par A7 puis incrémenter A7.
  - C. Décrémenter A7 puis écrire dans la mémoire pointée par A7.
  - D. Écrire dans la mémoire pointée par A7 puis décrémenter A7.
24. Pour empiler une donnée :
- A. On ne change pas A7.
  - B. Aucune de ces réponses.
  - ☒ C. On incrémente A7 d'abord.
  - ☒ D. On décrémente A7 d'abord.
25. Soient les deux instructions suivantes :
- ```
CMP.L D1,D2  
BLO NEXT
```
- Branchement à NEXT si :
- A. D1 = \$FF0000FF et D2 = \$FF0000FF
  - ☒ B. D1 = \$00FFFF00 et D2 = \$FF0000FF
  - C. D1 = \$00FFFF00 et D2 = \$00FFFF00
  - ☒ D. D1 = \$FF0000FF et D2 = \$00FFFF00

26. Soient les deux instructions suivantes :

CMP.L D1,D2

BLT NEXT

Branchement à NEXT si :

- ☒ A. D1 = \$00FFFF00 et D2 = \$FF0000FF
- B. D1 = \$FF0000FF et D2 = \$FF0000FF
- ☒ C. D1 = \$FF0000FF et D2 = \$00FFFF00
- D. D1 = \$00FFFF00 et D2 = \$00FFFF00

27. Soient les deux instructions suivantes :

CMP.W D1,D2

BLE NEXT

Branchement à NEXT si :

- A. D1 = \$00FFFF00 et D2 = \$FF0000FF
- ☒ ☒ B. D1 = \$FF0000FF et D2 = \$FF0000FF
- ☒ ☒ C. D1 = \$FF0000FF et D2 = \$00FFFF00
- ☒ ☒ D. D1 = \$00FFFF00 et D2 = \$00FFFF00

28. Soient les deux instructions suivantes :

CMP.B D1,D2

BLE NEXT

Branchement à NEXT si :

- ☒ ☒ A. D1 = \$FF0000FF et D2 = \$FF0000FF
- ☒ B. D1 = \$00FFFF00 et D2 = \$FF0000FF
- ☒ ☒ C. D1 = \$00FFFF00 et D2 = \$00FFFF00
- ☒ D. D1 = \$FF0000FF et D2 = \$00FFFF00

29. Soient les deux instructions suivantes :

CMP.B D1,D2

BNE NEXT

Branchement à NEXT si :

- A. D1 = \$FF0000FF et D2 = \$FF0000FF
- ☒ ☒ B. D1 = \$00FFFF00 et D2 = \$FF0000FF
- C. D1 = \$00FFFF00 et D2 = \$00FFFF00
- ☒ ☒ D. D1 = \$FF0000FF et D2 = \$00FFFF00

30. Soient les deux instructions suivantes :

TST.W D0

BMI NEXT

L'instruction BMI effectue le branchement si :

- A. D0 = \$00000080
- ☒ B. D0 = \$00008000
- C. D0 = \$80000000
- D. D0 = \$00FF00FF



## EASy68K Quick Reference v1.8

<http://www.wowgwp.com/EASy68K.htm>

Copyright © 2004-2007 By: Chuck Kelly

| Opcode  | Size            | Operand                 | CCR   | Effective Address s=source, d=destination, e=either, i=displacement |    |      |       |       |       |          |       |       |       |          |    | Operation                                                                                                                                | Description                                                                              |
|---------|-----------------|-------------------------|-------|---------------------------------------------------------------------|----|------|-------|-------|-------|----------|-------|-------|-------|----------|----|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|
|         | BWL             | s,d                     | XNZVC | Dn                                                                  | An | (An) | (An)+ | -(An) | (iAn) | (iAn,Rn) | abs.W | abs.L | (iPC) | (iPC,Rn) | #n |                                                                                                                                          |                                                                                          |
| ABCD    | B               | Dy,Dx<br>-(Ay),-(Ax)    | *U*U* | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$<br>$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$                                      | Add BCD source and eXtend bit to destination, BCD result                                 |
| ADD     | BWL             | s,Dn<br>Dn,d            | ***** | e                                                                   | s  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | $s + Dn \rightarrow Dn$<br>$Dn + d \rightarrow d$                                                                                        | Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)              |
| ADDA    | W               | s,An                    | ***** | e                                                                   | s  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | $s + An \rightarrow An$                                                                                                                  | Add address (W sign-extended to L)                                                       |
| ADDI    | BWL             | #n,d                    | ***** | d                                                                   | d  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\#n + d \rightarrow d$                                                                                                                  | Add immediate to destination                                                             |
| ADDQ    | BWL             | #n,d                    | ***** | d                                                                   | d  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\#n + d \rightarrow d$                                                                                                                  | Add quick immediate (#n range: 1 to B)                                                   |
| ADDX    | BWL             | Dy,Dx<br>-(Ay),-(Ax)    | ***** | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $Dy + Dx + X \rightarrow Dx$<br>$-(Ay) + -(Ax) + X \rightarrow -(Ax)$                                                                    | Add source and eXtend bit to destination                                                 |
| AND     | BWL             | s,Dn<br>Dn,d            | ***** | e                                                                   | s  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | $s \text{ AND } Dn \rightarrow Dn$<br>$Dn \text{ AND } d \rightarrow d$                                                                  | Logical AND source to destination (ANDI is used when source is #n)                       |
| ANDI    | BWL             | #n,d                    | ***** | d                                                                   | d  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\#n \text{ AND } d \rightarrow d$                                                                                                       | Logical AND immediate to destination                                                     |
| ANDI    | B               | #n,CCR                  | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $\#n \text{ AND } CCR \rightarrow CCR$                                                                                                   | Logical AND immediate to CCR                                                             |
| ANDI    | W               | #n,SR                   | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $\#n \text{ AND } SR \rightarrow SR$                                                                                                     | Logical AND immediate to SR (Privileged)                                                 |
| ASL     | BWL             | Dx,Dy<br>#n,Dy          | ***** | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $Dx \leftarrow Dx \ll 1$<br>$Dy \leftarrow Dy \ll \#n$                                                                                   | Arithmetic shift Dy by Dx bits left/right (Arithmetic shift Dy #n bits L/R (#n: 1 to B)) |
| ASR     | W               | d                       | ***** | d                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $d \leftarrow d \gg 1$                                                                                                                   | Arithmetic shift ds 1 bit left/right (W only)                                            |
| Bcc     | BW <sup>3</sup> | address <sup>2</sup>    | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | if cc true then<br>address $\rightarrow$ PC                                                                                              | Branch conditionally (cc table on back) (B or 16-bit $\pm$ offset to address)            |
| BCHG    | B L             | Dn,d<br>#n,d            | ***** | e                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\text{NOT}(\text{bit number of } d) \rightarrow Z$<br>$\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$ | Set Z with state of specified bit in d then invert the bit in d                          |
| BCLR    | B L             | Dn,d<br>#n,d            | ***** | e                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\text{NOT}(\text{bit number of } d) \rightarrow Z$<br>$D \rightarrow \text{bit number of } d$                                           | Set Z with state of specified bit in d then clear the bit in d                           |
| BRA     | BW <sup>3</sup> | address <sup>2</sup>    | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | address $\rightarrow$ PC                                                                                                                 | Branch always (B or 16-bit $\pm$ offset to addr)                                         |
| BSET    | B L             | Dn,d<br>#n,d            | ***** | e                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$<br>$I \rightarrow \text{bit } n \text{ of } d$                                   | Set Z with state of specified bit in d then set the bit in d                             |
| BSR     | BW <sup>3</sup> | address <sup>2</sup>    | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | PC $\rightarrow$ -(SP); address $\rightarrow$ PC                                                                                         | Branch to subroutine (B or 16-bit $\pm$ offset)                                          |
| BTST    | B L             | Dn,d<br>#n,d            | ***** | e                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\text{NOT}(\text{bit } Dn \text{ of } d) \rightarrow Z$<br>$\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$                    | Set Z with state of specified bit in d Leave the bit in d unchanged                      |
| CHK     | W               | s,Dn                    | ***** | e                                                                   | s  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | if $Dn < D$ or $Dn > s$ then TRAP                                                                                                        | Compare Dn with D and upper bound (s)                                                    |
| CLR     | BWL             | d                       | ***** | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $D \rightarrow d$                                                                                                                        | Clear destination to zero                                                                |
| CMP     | BWL             | s,Dn                    | ***** | e                                                                   | s  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | set CCR with $Dn - s$                                                                                                                    | Compare Dn to source                                                                     |
| CMPI    | BWL             | #n,d                    | ***** | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | set CCR with $An - s$                                                                                                                    | Compare An to source                                                                     |
| CMPI    | BWL             | #n,d                    | ***** | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | set CCR with $d - \#n$                                                                                                                   | Compare destination to #n                                                                |
| CMPI    | BWL             | (Ay),-(Ax)              | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | set CCR with $(Ax) - (Ay)$                                                                                                               | Compare (Ax) to (Ay); Increment Ax and Ay                                                |
| DBcc    | W               | Dn,address <sup>2</sup> | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | if cc false then { $Dn - 1 \rightarrow Dn$<br>if $Dn < 0$ then addr $\rightarrow$ PC }                                                   | Test condition, decrement and branch (16-bit $\pm$ offset to address)                    |
| DIVS    | W               | s,Dn                    | ***** | e                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | $\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$                                                                          | $Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$                                 |
| DIVU    | W               | s,Dn                    | ***** | e                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | $32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$                                                                                      | $Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$                                 |
| EOR     | BWL             | Dn,d                    | ***** | e                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $Dn \text{ XOR } d \rightarrow d$                                                                                                        | Logical exclusive OR Dn to destination                                                   |
| EORI    | BWL             | #n,d                    | ***** | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $\#n \text{ XOR } d \rightarrow d$                                                                                                       | Logical exclusive OR #n to destination                                                   |
| EORI    | B               | #n,CCR                  | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $\#n \text{ XOR } CCR \rightarrow CCR$                                                                                                   | Logical exclusive OR #n to CCR                                                           |
| EORI    | W               | #n,SR                   | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $\#n \text{ XOR } SR \rightarrow SR$                                                                                                     | Logical exclusive OR #n to SR (Privileged)                                               |
| EXG     | L               | Rx,Ry                   | ***** | e                                                                   | e  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | register $\leftrightarrow$ register                                                                                                      | Exchange registers (32-bit only)                                                         |
| EXT     | WL              | Dn                      | ***** | d                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $Dn.B \rightarrow Dn.W$   $Dn.W \rightarrow Dn.L$                                                                                        | Sign extend (change B to W or W to L)                                                    |
| ILLEGAL |                 |                         | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | PC $\rightarrow$ -(SSP); SR $\rightarrow$ -(SSP)                                                                                         | Generate Illegal Instruction exception                                                   |
| JMP     |                 | d                       | ***** | -                                                                   | -  | d    | -     | -     | d     | d        | d     | d     | d     | d        | d  | $\uparrow d \rightarrow PC$                                                                                                              | Jump to effective address of destination                                                 |
| JSR     |                 | d                       | ***** | -                                                                   | -  | d    | -     | -     | d     | d        | d     | d     | d     | d        | d  | PC $\rightarrow$ -(SP); $\uparrow d \rightarrow PC$                                                                                      | push PC, jump to subroutine at address d                                                 |
| LEA     | L               | s,An                    | ***** | -                                                                   | e  | s    | -     | -     | s     | s        | s     | s     | s     | s        | s  | $\uparrow s \rightarrow An$                                                                                                              | Load effective address of s to An                                                        |
| LINK    |                 | An,#n                   | ***** | -                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $An \rightarrow$ -(SP); $SP \rightarrow An$ ;<br>$SP + \#n \rightarrow SP$                                                               | Create local workspace on stack (negative n to allocate space)                           |
| LSL     | BWL             | Dx,Dy<br>#n,Dy          | ***** | e                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $Dx \leftarrow Dx \ll 1$<br>$Dy \leftarrow Dy \ll \#n$                                                                                   | Logical shift Dy, Dx bits left/right (Arithmetic shift Dy #n bits L/R (#n: 1 to B))      |
| LSR     | W               | d                       | ***** | d                                                                   | -  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $d \leftarrow d \gg 1$                                                                                                                   | Logical shift d 1 bit left/right (W only)                                                |
| MOVE    | BWL             | s,d                     | ***** | e                                                                   | s  | e    | e     | e     | e     | e        | e     | e     | s     | s        | s  | $s \rightarrow d$                                                                                                                        | Move data from source to destination                                                     |
| MOVE    | W               | s,CCR                   | ***** | s                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | $s \rightarrow CCR$                                                                                                                      | Move source to Condition Code Register                                                   |
| MOVE    | W               | s,SR                    | ***** | s                                                                   | -  | s    | s     | s     | s     | s        | s     | s     | s     | s        | s  | $s \rightarrow SR$                                                                                                                       | Move source to Status Register (Privileged)                                              |
| MOVE    | W               | SR,d                    | ***** | d                                                                   | -  | d    | d     | d     | d     | d        | d     | d     | -     | -        | -  | $SR \rightarrow d$                                                                                                                       | Move Status Register to destination                                                      |
| MOVE    | L               | USP,An<br>An,USP        | ***** | -                                                                   | d  | -    | -     | -     | -     | -        | -     | -     | -     | -        | -  | $USP \rightarrow An$<br>$An \rightarrow USP$                                                                                             | Move User Stack Pointer to An (Privileged)<br>Move An to User Stack Pointer (Privileged) |
|         | BWL             | s,d                     | XNZVC | Dn                                                                  | An | (An) | (An)+ | -(An) | (iAn) | (iAn,Rn) | abs.W | abs.L | (iPC) | (iPC,Rn) | #n |                                                                                                                                          |                                                                                          |



# Architecture des ordinateurs – EPITA – S3 – 2025/2026

| Opcode             | Size | Operand                | CCR    | Effective Address                                                         | s=source, d=destination, e=either, i=displacement                                                                                | Operation | Description                                                                     |
|--------------------|------|------------------------|--------|---------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|-----------|---------------------------------------------------------------------------------|
|                    | BWL  | s,d                    | XNZVC  | Dn An (An) (An)+ (An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n      |                                                                                                                                  |           |                                                                                 |
| MOVEA <sup>4</sup> | WL   | s,An                   | -----  | s e s s s s s s s s s s s s                                               | s → An                                                                                                                           |           | Move source to An (MOVE s,An use MOVEA)                                         |
| MOVEM <sup>4</sup> | WL   | Rn-Rn,d<br>s,Rn-Rn     | -----  | - - d - d d d d d d d d d d d                                             | Registers → d<br>s → Registers                                                                                                   |           | Move specified registers to/from memory (W source is sign-extended to L for Rn) |
| MOVEP              | WL   | Dn,(i,An)<br>(i,An),Dn | -----  | s - - - - d - - - - - - - - - -                                           | Dn → (i,An)...(i+2,An)...(i+4,An)<br>(i,An) → Dn...(i+2,An)...(i+4,An)                                                           |           | Move Dn to/from alternate memory bytes (Access only even or odd addresses)      |
| MOVEQ <sup>4</sup> | L    | #n,Dn                  | ---*00 | d - - - - - - - - - - - - - - - -                                         | s #n → Dn                                                                                                                        |           | Move sign extended 8-bit #n to Dn                                               |
| MULS               | W    | s,Dn                   | ---*00 | e - s s s s s s s s s s s s s s                                           | s ±16bit s * ±16bit Dn → ±Dn                                                                                                     |           | Multiply signed 16-bit; result: signed 32-bit                                   |
| MULU               | W    | s,Dn                   | ---*00 | e - s s s s s s s s s s s s s s                                           | s 16bit s * 16bit Dn → Dn                                                                                                        |           | Multiply unsg'd 16-bit; result: unsg'd 32-bit                                   |
| NBCD               | B    | d                      | *U*U*  | d - d d d d d d d d d d d d d d                                           | D - d <sub>10</sub> - X → d                                                                                                      |           | Negate BCD with eXtend, BCD result                                              |
| NEG                | BWL  | d                      | *****  | d - d d d d d d d d d d d d d d                                           | D - d → d                                                                                                                        |           | Negate destination (2's complement)                                             |
| NEGX               | BWL  | d                      | *****  | d - d d d d d d d d d d d d d d                                           | D - d - X → d                                                                                                                    |           | Negate destination with eXtend                                                  |
| NOP                |      |                        | -----  | - - - - - - - - - - - - - - - -                                           | - None                                                                                                                           |           | No operation occurs                                                             |
| NOT                | BWL  | d                      | ---*00 | d - d d d d d d d d d d d d d d                                           | NOT(d) → d                                                                                                                       |           | Logical NOT destination (1's complement)                                        |
| OR <sup>4</sup>    | BWL  | s,Dn<br>Dn,d           | ---*00 | e - s s s s s s s s s s s s s s<br>e - d d d d d d d d d d d d d d        | s OR Dn → Dn<br>Dn OR d → d                                                                                                      |           | Logical OR                                                                      |
| ORI <sup>4</sup>   | BWL  | #n,d                   | ---*00 | d - d d d d d d d d d d d d d d                                           | s #n OR d → d                                                                                                                    |           | Logical OR #n to destination                                                    |
| ORI <sup>4</sup>   | B    | #n,CCR                 | =====  | - - - - - - - - - - - - - - - -                                           | s #n OR CCR → CCR                                                                                                                |           | Logical OR #n to CCR                                                            |
| ORI <sup>4</sup>   | W    | #n,SR                  | =====  | - - - - - - - - - - - - - - - -                                           | s #n OR SR → SR                                                                                                                  |           | Logical OR #n to SR (Privileged)                                                |
| PEA                | L    | s                      | -----  | - - s - - - - s s s s s s s s                                             | ↑s → (SP)                                                                                                                        |           | Push effective address of s onto stack                                          |
| RESET              |      |                        | -----  | - - - - - - - - - - - - - - - -                                           | - Assert RESET Line                                                                                                              |           | Issue a hardware RESET (Privileged)                                             |
| ROL                | BWL  | Dx,Dy                  | ---*0* | e - - - - - - - - - - - - - - - -                                         |                                                                                                                                  |           | Rotate Dy, Dx bits left/right (without X)                                       |
| ROR                | W    | #n,Dy<br>d             |        | d - - - - d d d d d d d d d d d d                                         |                                                                                                                                  |           | Rotate Dy, #n bits left/right (#n: 1 to 8)                                      |
| ROXL               | BWL  | Dx,Dy                  | ***0*  | e d - - - - - - - - - - - - - - - -                                       |                                                                                                                                  |           | Rotate d 1-bit left/right (W only)                                              |
| ROXR               | W    | #n,Dy<br>d             |        | - - d d d d d d d d d d d d d d d d                                       |                                                                                                                                  |           | Rotate Dy, Dx bits L/R, X used then updated                                     |
| RTE                |      |                        | =====  | - - - - - - - - - - - - - - - -                                           | (SP)+ → SR; (SP)+ → PC                                                                                                           |           | Rotate Dy, #n bits left/right (#n: 1 to 8)                                      |
| RTR                |      |                        | =====  | - - - - - - - - - - - - - - - -                                           | (SP)+ → CCR; (SP)+ → PC                                                                                                          |           | Rotate destination 1-bit left/right (W only)                                    |
| RTS                |      |                        | =====  | - - - - - - - - - - - - - - - -                                           | (SP)+ → PC                                                                                                                       |           | Return from exception (Privileged)                                              |
| SBCD               | B    | Dy,Dx<br>-(Ay),-(Ax)   | *U*U*  | e - - - - - - - - - - - - - - - -                                         | Dx <sub>10</sub> - Dy <sub>10</sub> - X → Dx <sub>10</sub><br>-(Ax) <sub>10</sub> - (Ay) <sub>10</sub> - X → -(Ax) <sub>10</sub> |           | Return from subroutine and restore CCR                                          |
| SCC                | B    | d                      | -----  | d - d d d d d d d d d d d d d d                                           | - If cc is true then 1's → d<br>else 0's → d                                                                                     |           | Return from subroutine                                                          |
| STOP               |      | #n                     | =====  | - - - - - - - - - - - - - - - -                                           | s #n → SR; STOP                                                                                                                  |           | Subtract BCD source and eXtend bit from destination, BCD result                 |
| SUB <sup>4</sup>   | BWL  | s,Dn<br>Dn,d           | *****  | e s s s s s s s s s s s s s s<br>e d <sup>4</sup> d d d d d d d d d d d d | Dn - s → Dn<br>d - Dn → d                                                                                                        |           | If cc true then d.B = 11111111<br>else d.B = 00000000                           |
| SUBA <sup>4</sup>  | WL   | s,An                   | -----  | s e s s s s s s s s s s s s s s                                           | An - s → An                                                                                                                      |           | Move #n to SR, stop processor (Privileged)                                      |
| SUBI <sup>4</sup>  | BWL  | #n,d                   | *****  | d - d d d d d d d d d d d d d d                                           | s d - #n → d                                                                                                                     |           | Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L)   |
| SUBQ <sup>4</sup>  | BWL  | #n,d                   | *****  | d d d d d d d d d d d d d d d d                                           | s d - #n → d                                                                                                                     |           | Subtract address (W sign-extended to L)                                         |
| SUBX               | BWL  | Dy,Dx<br>-(Ay),-(Ax)   | *****  | e - - - - - - - - - - - - - - - -                                         | Dx - Dy - X → Dx<br>-(Ax) - (Ay) - X → -(Ax)                                                                                     |           | Subtract immediate from destination                                             |
| SWAP               | W    | Dn                     | ---*00 | d - - - - - - - - - - - - - - - -                                         | bits[31:16] ↔ bits[15:0]                                                                                                         |           | Subtract quick immediate (#n range: 1 to 8)                                     |
| TAS                | B    | d                      | ---*00 | d - d d d d d d d d d d d d d d                                           | test d → CCR; 1 → bit7 of d                                                                                                      |           | Subtract source and eXtend bit from destination                                 |
| TRAP               |      | #n                     | -----  | - - - - - - - - - - - - - - - -                                           | s PC → (SSP); SR → (SSP);<br>(vector table entry) → PC                                                                           |           | Exchange the 16-bit halves of Dn                                                |
| TRAPV              |      |                        | -----  | - - - - - - - - - - - - - - - -                                           | - If V then TRAP #7                                                                                                              |           | test d → CCR; 1 → bit7 of d                                                     |
| TST                | BWL  | d                      | ---*00 | d - d d d d d d d d d d d d d d                                           | test d → CCR                                                                                                                     |           | Push PC and SR, PC set by vector table #n (#n range: 0 to 15)                   |
| UNLK               | An   |                        | -----  | - d - - - - - - - - - - - - - - - -                                       | An → SP; (SP)+ → An                                                                                                              |           | If overflow, execute an Overflow TRAP                                           |
|                    | BWL  | s,d                    | XNZVC  | Dn An (An) (An)+ (An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n      |                                                                                                                                  |           | N and Z set to reflect d, bit7 of d set to 1                                    |

| Condition Tests (+ OR, ! NOT, ⊕ XOR; * Unsigned, * Alternate cc) |                |        |    |                  |              |
|------------------------------------------------------------------|----------------|--------|----|------------------|--------------|
| cc                                                               | Condition      | Test   | cc | Condition        | Test         |
| T                                                                | true           | I      | VC | overflow clear   | IV           |
| F                                                                | false          | O      | VS | overflow set     | V            |
| HI*                                                              | higher than    | IC + Z | PL | plus             | IN           |
| LS*                                                              | lower or same  | C + Z  | MI | minus            | N            |
| HS*, CC*                                                         | higher or same | IC     | GE | greater or equal | !(N ⊕ V)     |
| LO*, CS*                                                         | lower than     | C      | LT | less than        | (N ⊕ V)      |
| NE                                                               | not equal      | IZ     | GT | greater than     | !(N ⊕ V) + Z |
| EQ                                                               | equal          | Z      | LE | less or equal    | (N ⊕ V) + Z  |

An Address register (16/32-bit, n=0-7)  
 Dn Data register (8/16/32-bit, n=0-7)  
 Rn any data or address register  
 s Source, d Destination  
 e Either source or destination  
 #n Immediate data, i Displacement  
 BCD Binary Coded Decimal  
 ↑ Effective address  
 1 Long only; all others are byte only  
 2 Assembler calculates offset  
 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes  
 4 Assembler automatically uses A, I, D or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)  
 USP User Stack Pointer (32-bit)  
 SP Active Stack Pointer (same as A7)  
 PC Program Counter (24-bit)

SR Status Register (16-bit)  
 CCR Condition Code Register (lower 8-bits of SR)  
 N negative, Z zero, V overflow, C carry, X extend  
 \* set according to operation's result, = set directly  
 - not affected, 0 cleared, 1 set, U undefined

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

Distributed under the GNU general public use license.



Choose the one correct answer for each sentence. One answer only unless otherwise indicated.

31. The bus you take to school was late yesterday. You say:

- ☒ a. If the bus had arrive on time, I would not have been late for class.
- ☒ b. If the bus had arrived on time, I would not have been late for class.
- c. If the bus arrived on time, I would not have been late for class.
- d. If the bus arrived on time, I would not be late for class.

32. The sentence, "If Ann had practiced more, she would have given a better presentation," refers to:

- a. the future.
- ☒ b. the past.
- c. the present and the future.
- d. the present.

33. You say: "If Rashid had written the paper by himself, there would have been many mistakes." In truth, this means:

- a. There were many mistakes.
- b. Rashid wrote the paper by himself.
- ☒ c. Rashid did not write the paper by himself.
- d. Rashid is angry about the paper.

34. If you say: "If the president had any self-respect, she would resign," this refers to:

- ☒ a. The future.
- b. The past.
- ☒ c. The present.

35. Teacher: If Lola \_\_\_\_ to class late yesterday, I \_\_\_\_ let her in.

- ☒ a. came / would not have
- b. had come / will not
- c. had come / would not have
- ☒ d. didn't come / would not

36. Zakir tried to send the boss a warning by email last night, but he didn't have enough time. In other words:

- ☒ ☒ a. If he had had enough time, he would have sent her a warning.
- b. If he had enough time, he would have sent her a warning.
- b. If he hadn't enough time, he would have sent her a warning.
- d. If he had had enough time, he would send her a warning.

37. Choose the **one** correct sentence.

- a. If I had been born rich, I will not study.
- b. If I had been born rich, I was happy.
- c. If I had been born rich, I will be happy.
- ☒ ☒ d. If I had been born rich, I would not have gone to school.

38. \_\_\_\_ all the spectators arrived on time, the match took place as planned.

- a. When
- ☒ ☒ b. Because
- c. Even though
- d. Whether

39. Coco wants to change heaters because the one she has now is old. Which sentence matches?

- ☒ a. If her heater were newer, she would not think about changing it.
- ☒ b. If her heater had been newer, she would not think about changing it.
- c. If her heater would be newer, she would keep it.
- d. If her heater were newer, she keeps it.

40. Which TWO sentences are perfect?

- ☒ ☒ a. Jo would have bought the stock only if interest rates had gone down.
- b. Jo will buy the stock only if interest rates goes down.
- ☒ ☒ c. Jo will buy the stock only if interest rates go down.
- d. Jo will have bought the stock only if interest rates go down.