Contrôle S3 Architecture des ordinateurs

Durée: 1 h

Répondre exclusivement sur le document réponse.

Exercice 1 (6 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Exercice 3 (2 points)

Répondez aux questions sur le document réponse.

Exercice 4 (2 points)

Le code ci-dessous comporte deux erreurs. Le sous-programme **Eleven** doit renvoyer la valeur 1 dans **D0.L** si **D1.L** est inférieur stricte à 11, sinon il doit renvoyer la valeur 2 dans **D0.L**. Le programme **Main** doit appeler **Eleven** avec une valeur dans **D1.L**. Sur le <u>document réponse</u>, précisez les deux numéros de lignes qui contiennent les erreurs ainsi que les deux instructions correctes qu'il aurait fallu mettre.

```
огд
 1
 2
                dc.l
                         Main
 3
 4
                         $500
 5
                moveq.l #50,d1
   Main
 6
                         Eleven
                illegal
7
8
9
   Eleven
                cmp.l
                         11,d1
                         \lower
10
                blo
11
                moveq.l #2,d0
12
                rts
   \lower
                moveq.l #1,d0
13
14
                rts
```

Contrôle S3 1/6

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$11224488,d7
part1
            moveq.l #1,d1
            tst.b
                   d7
            bmi
                    part2
            moveq.l #2,d1
            clr.l
part2
            move.l #$88664422,d0
loop2
            addq.l #1,d2
            subq.w #2,d0
            bne
                    loop2
part3
            clr.l
            move.l
                    #$4422,d0
loop3
            addq.l #1,d3
                                  ; DBRA = DBF
                    d0,loop3
            dbra
            move.l
                    d7,d4
part4
                    #8,d4
            ror.l
                    #4,d4
            ror.w
                    #8,d4
            rol.l
                    #8,d4
            ror.w
            rol.b
                    #4,d4
                    d4
            swap
```

Contrôle S3 2/6

Architecture des ordinateurs – EPITA – S3 – 2024/2025

EASv68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly Opcode Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Operation Description XNZVC Dn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n BWL b,z ARCD Dy,Dx *U*U* Add BCD source and eXtend bit to В $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ 6 -(Ay),-(Ax) $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ destination, BCD result 6 BWL s,Dn $s + Dn \rightarrow Dn$ ADD ⁴ Add binary (ADDI or ADDQ is used when 6 S S S S S S S S S S ď source is #n. Prevent ADDQ with #n.L) Dn.d d d d d d d d $Dn + d \rightarrow d$ е ADDA 4 Add address (.W sign-extended to .L) WL s,An S $s \mid s + An \rightarrow An$ S 6 S S S S S S S S **** s $| \overline{\#n + d} \rightarrow d |$ ADDI ⁴ BWL #n,d d d d d d d d d Add immediate to destination _ _ **** ADDQ 4 BWL #n,d d d d d d d s $\#n + d \rightarrow d$ Add quick immediate (#n range: 1 to 8) d d d $Dy + Dx + X \rightarrow Dx$ Add source and eXtend bit to destination ADDX BWL Dy,Dx 6 -- $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ -(Ay),-(Ax) 6 BWL | s,Dn AND 4 -**00 s AND Dn → Dn Logical AND source to destination 6 S S S S S S S S S Dn,d d d d Dn AND d \rightarrow d (ANDI is used when source is #n) d d d d е BWL #n,d -**00 ANDI 4 d d d d d d d d _ #n AND d \rightarrow d Logical AND immediate to destination #n,CCR ANDI ⁴ В ===== $\#_n$ and CCR o CCRLogical AND immediate to CCR _ _ ANDI 4 W #n,SR ===== Logical AND immediate to SR (Privileged) -#n AND SR → SR Arithmetic shift Dy by Dx bits left/right ASL BWL Dx,Dy е ---Arithmetic shift Dy #n bits L/R (#n: 1 to 8) ASR _ #n,Dy d S T►, C d d d Arithmetic shift ds 1 bit left/right (.W only) W d d d d d BW³ | address² Bcc _ if cc true then Branch conditionally (cc table on back) _ $address \rightarrow PC$ (8 or 16-bit ± offset to address) NOT(bit number of d) \rightarrow Z BCHG B L Dn,d e d d d d d _ -Set Z with state of specified bit in d then d d d^{1} #n,d d d d d d d d NOT(bit n of d) \rightarrow bit n of d invert the bit in d BCLR e Set Z with state of specified bit in d then B L Dn,d d d d d d d d --NOT(bit number of d) \rightarrow Z d_{l} #n,d d d d d d d d 0 → bit number of d clear the bit in d BRA BW3 -Branch always (8 or 16-bit ± offset to addr) address² - $address \rightarrow PC$ e RSFT B L Dn.d _ d d d d d d d _ NOT(bit n of d) \rightarrow Z Set Z with state of specified bit in d then d_{l} #n,d d d d d d d d 1 → hit n nf d set the bit in d RSR _ _ $PC \rightarrow -(SP)$: address $\rightarrow PC$ Branch to subroutine (8 or 16-bit ± offset) RW³ address² e BTST B L Dn,d d d d d d d NOT(bit Dn of d) \rightarrow Z Set Z with state of specified bit in d _ d d d #n.d d_1 d d d d d Ч d d d NOT(bit #n of d) \rightarrow Z Leave the bit in dunchanged CHK -*UUU W s,Dn _ s | if Dn<0 or Dn>s then TRAP Compare On with O and upper bound (s) е S S S S S S S S S -0100 CLR BWL d d _ d d d d d $0 \rightarrow q$ Clear destination to zero d d BWL s,Dn _*** CMP 4 e s⁴ s⁴ set CCR with Dn – s Compare On to source S S S S S S S S S _*** CMPA 4 s set CCR with An - s WL s,An Compare An to source S 6 S S S S S S S S S _*** CMPI 4 BWL #n,d d d d d d s set CCR with d - #n Compare destination to #n d d d _ _*** CMPM 4 BWL (Ay)+,(Ax)+ set CCR with (Ax) - (Ay) Compare (Ax) to (Ay); Increment Ax and Ay е DBcc if cc false then { $Dn-1 \rightarrow Dn$ | Dn.addres² Test condition, decrement and branch if $Dn \leftrightarrow -1$ then addr $\rightarrow PC$ $(16-bit \pm offset to address)$ -***0 DIVS ±32bit Dn / ±16bit s → ±Dn Dn= [16-bit remainder, 16-bit quotient] s,Dn 6 S S S S S S S S S _***0 DIVU W s | 32bit Dn / 16bit s \rightarrow Dn Dn= [16-bit remainder, 16-bit quotient] s,Dn 6 S S S S S S S S S -**00 EOR 4 BWL | Dn,d d d d d d $Dn XDR d \rightarrow d$ Logical exclusive OR Dn to destination е d d EORI 4 -**00 BWL #n,d d d s #n XOR d \rightarrow d Logical exclusive OR #n to destination d d d d d d -EORI 4 ===== #n,CCR s |#n XOR CCR \rightarrow CCR Logical exclusive OR #n to CCR EORI ' W #n,SR ===== $s \mid \#n XOR SR \rightarrow SR$ Logical exclusive OR #n to SR (Privileged) EXG L Rx,Ry ____ - register ←→ register Exchange registers (32-bit only) е е -**00 WL Dn Dn.B → Dn.W | Dn.W → Dn.L Sign extend (change .B to .W or .W to .L) EXT d $PC \rightarrow -(SSP); SR \rightarrow -(SSP)$ Generate Illegal Instruction exception ILLEGAL d JMP d d d d d d Jump to effective address of destination JSR d _ d d d d d d d $PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$ push PC, jump to subroutine at address d - $\uparrow_s \rightarrow An$ Load effective address of s to An LEA L s,An е S -S S S S S S LINK An.#n $An \rightarrow -(SP): SP \rightarrow An:$ Create local workspace on stack $SP + \#n \rightarrow SP$ (negative n to allocate space) ***0* LSL BWL Dx.Dv Logical shift Dy, Dx bits left/right _ Ь _ Logical shift Dy, #n bits L/R (#n: 1 to 8) LSR d #n,Dy _ S __X **□** → Γ W d d d d d d d d Logical shift d 1 bit left/right (.W only) BWL s,d -**00 MUAL, s⁴ $s^4 s \rightarrow d$ Move data from source to destination е 6 В е В 6 6 6 S S ==== MOVE W s,CCR $s \mid s \rightarrow \overline{CCR}$ Move source to Condition Code Register S _ S S S S S S S S ===== $RZ \leftarrow z \mid z$ MOVE W s,SR Move source to Status Register (Privileged) S S -S S S S S S S S MOVE W | SR,d $SR \rightarrow d$ Move Status Register to destination d _ d d d d d d d --MOVE L USP,An d USP → An Move User Stack Pointer to An (Privileged) _ An,USP An → USP Move An to User Stack Pointer (Privileged) XNZVC Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n BWL

Contrôle S3 – Annexes 3/6

$Architecture\ des\ ordinateurs-E \underline{PITA-S3-2024/2025}$

Milk	Opcode	Size	Operand	CCR	E	ffec	:tive	Addres	S S=S	ource.	d=destina	ition. e:	eithe=	r. i=dis	placemen	ıt	Operation	Description
MOVERNO MUSE Muse Move Muse Move Muse Muse			•		_													
MDYEN No. Park No. Park No. Park No.	MOVEA ⁴				S	е										_	s → An	Move source to An (MOVE s.An use MOVEA)
Section Sect					-	-										-		,
MIVER CLAND D. CLAND C					-	_		s	_			_	_	s	s	-		
MUNICLY L Rob.	MOVEP	WL			S	-	-		-				-			-		
MUNICAL MULL W S.Dn						_	-	-	_	S	-	-	_	-	-	-		
MILLS W EDn	MOVEQ4	L		-**00		-	-	-	_	-	-	-	_	-	-	s		
MULU W		W		-**00		-	S	S	S	S	S	S	S	S	S	_		<u> </u>
NECO B d				-**00	е	-										_		
NEG				*U*U*		-	_									_		
NEGK BW d				****	_	-	_							-	-			
NOT BWL				****		-	_	_			-			-	-			
NOT BWL					-	-	-								_			_
DR BWL SDn		RWI	Ч	-**00	Ч	-	Ч	Ч	Н	Ч	Н	Н	Ч	-	_			
Dnd				-**00	_	-												
DR1					_	_								l		-		
DR1	NRI ⁴	RWI		-**00	_	-	_			-				_	_	-		
DR1				=====	_	-	_	-										
PEA					_		-		_									
RESET		"			_	_	,									_		
ROLL		L	۵													-		
ROTE ROTE ROTE Properties Rote Pro		DWI	n _v n _v	_**0*	_	-										ŀ	ASSELT MEDEL FILE	
Rox Holy Rox Rox Rox Holy Rox Rox Rox Holy Rox Holy Rox Holy Rox Holy Rox Holy Ho						_	_		_		_		-] [[◆┼────	
ROXL ROXP	Kuk				u		ا ا		٦.		4		4			l		
ROUR	БПЛІ			***0*	_						_ u		<u> </u>			_	X	
RTE		U111 L			i	_					_		_				[*	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I COAK	w			-	_	Н	н	Н	Н	Н	н	Ч	_	_		X • • • • • • • • • • • • • • • • • • •	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RTE	"	u	=====	_	-		_								<u> </u>		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				=====	_	-	_		_		_					-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_		-		_		_					-		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		R	Ny Ny	*[]*[]*		_	_											
Scc B d	0000				-	_	_						_			l _		l
SIDP	Sec	R			Ч	-	4				Н		Ч		_	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	000		l u		"		u	"	l u	u	u	"	u					
SUB 4 DD, d bwl s, Dn b, d Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L) SUBA 4 WL s, An s, d bwl s, An s,	OULS		#n					_	_	_	_	_		_	_	-		
Dn,d		DW1		****		_	_									<u>4</u>		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	300	DWL							l			l I		l				
	CHRA 4	WI																
SUBQ BWL #n,d ***** d d d d d d d				****		-								-				
SUBX BWL Dy,Dx ***** e -				****	_	4	_									_		
SWAP W Dn -**00 d - - - - - - - - -						u	u	u	u	u	u	u	u	_				-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	200V	DWL			F	-	-	-	_	-	-	-	-	_		-		l
TAS B d -**00 d<	CMVD	W		_**00	-	-		-	6		-	-		-	-	Ë		
TRAP #n					_	-				- ل	-	- لر	- ـ	-	-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		D			u	-	u		a		U	U	u					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IKAP		#П		-	-	-	-	_	-	-	-	-	-	-	S		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TDADV															-		
		DWI		_**00		-	- ا		<u>-</u> بر		- J	- ر	<u>-</u> ار	-				
		₽₩L		~ 00	٥	-	0	0	0	đ	4	đ	đ	-	-	<u> </u>		
DWL S,O ALVA V UN AN (AN) (AN) + -(AN) (I,AN,KN) BOS.V BOS.L (I,PL) (I,PL,KN) #N	UNLK	DWI		VNITTIC	- n-		- (A-)	- (A=1.	- (A-)	- (: A=)	- /: A = П_\	- he W	- Labert	- (: DD)	/: DP D_V	- #-	AN → 3P; (3P)+ → AN	KEIHUVE IOCƏL WORKSPƏCE TROM STƏCK
		RMT	D,2	ANAVC	υП	ΑП	(AII)	(AII)+	-(AП)	(I,AII)	(І,АП,КП)	ads.W	HDS.L	(1,46)	(1,26,1811)	#П		

Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc)										
CC	Condition	Test	CC	Condition	Test					
T	true	1	VC	overflow clear	!V					
F	false	0	ΛZ	overflow set	٧					
HI ^u	higher than	!(C + Z)	PL	plus	!N					
TZ _n	lower or same	C + Z	MI	minus	N					
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)					
LOu, CSa	lower than	C	LT	less than	$(N \oplus V)$					
NE	not equal	!Z	GT	greater than	$![(N \oplus V) + Z]$					
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$					

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

Dn Data register (8/16/32-bit, n=0-7)

 ${f Rn}$ any data or address register

s Source, **d** Destination

e Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ Effective address

Long only; all others are byte only

Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

006 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.