Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[pull] master from llvm:master #47

Merged
merged 9 commits into from
Aug 29, 2019
Merged

[pull] master from llvm:master #47

merged 9 commits into from
Aug 29, 2019

Commits on Aug 29, 2019

  1. [InstCombine] add tests for bswap disguised as shuffle; NFC 

    Somewhat motivating case In PR43146:
https://bugs.llvm.org/show_bug.cgi?id=43146

But that's a lot more complicated.

llvm-svn: 370381
    @rotateright
    rotateright committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    6341191 View commit details
    Browse the repository at this point in the history

  2. [GlobalISel][AArch64] Select llvm.aarch64.stxr* intrinsics. 

    Add a GISelPredicateCode to the stxr_* PatFrags in AArch64InstrAtomics.td.

This allows us to select these intrinsics.

Differential Revision: https://reviews.llvm.org/D65779

llvm-svn: 370382
    Jessica Paquette committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    ba04f5f View commit details
    Browse the repository at this point in the history

  3. Added 'inline' to functions defined in headers to avoid ODR violations 

    llvm-svn: 370383
    @gribozavr
    gribozavr committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    e702c7d View commit details
    Browse the repository at this point in the history

  4. [MemorySSA & LoopPassManager] Enable MemorySSA as loop dependency. Up… 

    …date tests.

Summary:
I'm not planning to check this in at the moment, but feedback is very welcome, in particular how this affects performance.
The feedback obtains here will guide the next steps towards enabling this.

This patch enables the use of MemorySSA in the loop pass manager.

Passes that currently use MemorySSA:
 - EarlyCSE
Passes that use MemorySSA after this patch:
 - EarlyCSE
 - LICM
 - SimpleLoopUnswitch
Loop passes that update MemorySSA (and do not use it yet, but could use it after this patch):
 - LoopInstSimplify
 - LoopSimplifyCFG
 - LoopUnswitch
 - LoopRotate
 - LoopSimplify
 - LCSSA
Loop passes that do *not* update MemorySSA:
 - IndVarSimplify
 - LoopDelete
 - LoopIdiom
 - LoopSink
 - LoopUnroll
 - LoopInterchange
 - LoopUnrollAndJam
 - LoopVectorize
 - LoopReroll
 - IRCE

Reviewers: chandlerc, george.burgess.iv, davide, sanjoy, gberry

Subscribers: jlebar, Prazek, dmgreen, jdoerfert, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D58311

llvm-svn: 370384
    @alinas
    alinas committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    6289ee9 View commit details
    Browse the repository at this point in the history

  5. Revert "[TSanRuntime] Upstream thread swift race detector." 

    Sometimes it's easier to resolve merge conflict than arguing.

llvm-svn: 370385
    @dcci
    dcci committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    6347aa5 View commit details
    Browse the repository at this point in the history

  6. [dotest] Remove the curses result formatter. 

    This removes the curses result formatter which appears to be broken.
Passing --curses to dotest.py screws up my terminal and doesn't run any
tests. It even crashes Python on occasion.

Differential revision: https://reviews.llvm.org/D66917

llvm-svn: 370386
    @JDevlieghere
    JDevlieghere committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    16624b8 View commit details
    Browse the repository at this point in the history

  7. [dotest] Remove deprecated loggin through env variables. 

    It used to be possible to enable logging through environment variables
read by dotest. This approach is deprecated, as stated in the dotest
help output. Instead --channel should be used.

Differential revision: https://reviews.llvm.org/D66920

llvm-svn: 370387
    @JDevlieghere
    JDevlieghere committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    e1327e6 View commit details
    Browse the repository at this point in the history

  8. GlobalISel: Add known bits to InstructionSelector 

    AMDGPU uses this for some addressing mode selection patterns. The
analysis run itself doesn't do anything so it seems easier to just
always require this than adding a way to opt in.

llvm-svn: 370388
    @arsenm
    arsenm committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    caff0a8 View commit details
    Browse the repository at this point in the history

  9. GlobalISel: Add maskedValueIsZero and signBitIsZero to known bits 

    I dropped the DemandedElts since it seems to be missing from some of
the new interfaces, but not others.

llvm-svn: 370389
    @arsenm
    arsenm committed Aug 29, 2019
    Configuration menu
    Copy the full SHA
    b2b9a23 View commit details
    Browse the repository at this point in the history