

										1
				Base	Finish	Mask				
Layer		Stack up	Description				εr	Impedance ID	Туре	Notes-1
									7 - 7 -	1
			Soldermask			0.787	4.100		SolderMask	10
1				0.472	1.378					0
•	T									U
	<u> </u>	2			2.949		4.000		PREPREG	
2				0.354	1.260					0
			VT47-106	2.087	2.087		4.000		PREPREG	
			VT47-106	2.087	2.087		4.000		PREPREG	
3	- 1 7			0.700	1.378			4, 5, 6		
			VT-47	8.000	8.000		4.600		Core	
4		88		0.700	0.700					
	» [VT47-2113	3.780	3.780		4.000		PREPREG	
5	8				0.700					
	%		VT-47		4.000		4.120		Core	
6	%O+				0.700					
	992125984252	P			2.087		4.000		PREPREG	
	984	· · · · · · · · · · · · · · · · · · ·	VT47-106	2.087	2.087		4.000		PREPREG	
7	256			0.700	0.700					
	921		VT-47		4.000		4.120		Core	
8	62.9				0.700					
	9		VT47-2113	3.780	3.780		4.000		PREPREG	
9					0.700					
10					8.000 1.378		4.600	7, 8, 9	Core	
10										
	- 1 - 1			2.087	2.087		4.000		PREPREG	
			VT47-106	2.087	2.087		4.000		PREPREG	
11			Foil	0.354	1.260				Foil	0
	_ r		VT47-1080	2.949	2.949		4.000		PREPREG	
12	- ↓ 🚹		Foil	0.472	1.378			10, 11, 12	Foil	0
			Soldermask			0.787	4.100		SolderMask	
			Coldenniask			0.707	4.100		COIGCIVIASK	10

Copper Thickness = 12.230 | Dielectric Thickness = 49.976 | Solder Mask Thickness = 1.575 | Stack Up Thickness = 62.206 | Stack Up Thickness with Solder Mask = 63.781 |

Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width	Trace Separation	Ground Strip Separation	Broadside 2nd Layer	Calculated Impedance	Target Impedance	Tol (+/- %)
1		Coated Microstrip 1B	1	2	0	3.661	0.000	0.000	0	55.060	55.000	10.000
2		Edge Coupled Coated Microstrip 1B	1	2	0	3.976	4.488	0.000	0	90.060	90.000	10.000
3		Edge Coupled Coated Microstrip 1B	1	2	0	3.543	6.299	0.000	0	100.300	100.000	10.000
4		Offset Stripline 1B1A	3	2	4	3.150	0.000	0.000	0	53.620	55.000	10.000

StackName: iMX6_Rex_V1I1_PCB_12L_VT47_mv	Version: 1	Revision:	Modification:	Date of Revision:	Editor	
Date: 31/10/2013	Associated Documents:					_
Author: DM	1					Page 1/3
Department: IDS]
Site: Tewkesbury						





Impedance ID	Structure Image	Structure Name	Impedance Signal Layer	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width	Trace Separation	Ground Strip Separation	Broadside 2nd Layer	Calculated Impedance	Target Impedance	Tol (+/- %)
5		Edge Coupled Offset Stripline 1B1A	3	2	4	3.346	4.528	0.000	0	88.390	90.000	10.000
6		Edge Coupled Offset Stripline 1B1A	3	2	4	3.346	7.677	0.000	0	98.390	100.000	10.000
7		Offset Stripline 1B1A	10	9	11	3.150	0.000	0.000	0	53.620	55.000	10.000
8		Edge Coupled Offset Stripline 1B1A	10	9	11	3.346	4.528	0.000	0	88.390	90.000	10.000
9		Edge Coupled Offset Stripline 1B1A	10	9	11	3.346	7.677	0.000	0	98.390	100.000	10.000
10		Coated Microstrip 1B	12	11	0	3.661	0.000	0.000	0	55.060	55.000	10.000
11		Edge Coupled Coated Microstrip 1B	12	11	0	3.976	4.488	0.000	0	90.060	90.000	10.000
12		Edge Coupled Coated Microstrip 1B	12	11	0	3.543	6.299	0.000	0	100.300	100.000	10.000

Column Position	Drill Image	1st Layer	2nd Layer	Drill Type	Fill Type	Minimum Size	Data Filenames
1		1	12	Mechanical PTH	None	0.008	
2	7	1	2	Laser PTH	None	3.937	
3	<u> </u>	2	3	Laser PTH	None	3.937	
2	九	12	11	Laser PTH	None	3.937	
3	九	11	10	Laser PTH	None	3.937	

StackName: iMX6_Rex_V1I1_PCB_12L_VT47_mv	Version: 1	Revision:	Modification:	Date of Revision:	Editor	
Date: 31/10/2013	Associated Documents:					
Author: DM	1					Page 2/3
Department: IDS]
Site: Tewkesbury						



Unit: Mils



<u>Notes</u>

StackName: iMX6_Rex_V1I1_PCB_12L_VT47_mv	Version: 1	Revision:	Modification:	Date of Revision:	Editor	
Date: 31/10/2013	Associated Documents:					Ι.
Author: DM						
Department: IDS						7 .
Site: Tewkesbury						

