Skip to content

Releases: FilMarini/FPGA_CDR_core

v1.1.1

23 Aug 18:17
74ec39e
Compare
Choose a tag to compare

Release with DOI

v1.1

23 Oct 08:52
Compare
Choose a tag to compare

now system clk is settable. solved bug on out cdr clk frequency.

v1.0

22 Oct 12:02
447e978
Compare
Choose a tag to compare

Clock recovery up to 250 Mbps