
Version History



Data	Version	Description
06/05/2018	1.03E	Initial version published.
6/26/2018	1.04E	MG81 package info. Added.
12/06/2018	1.05E	Power requirements added.
01/09/2019	1.06E	QN88 package of GW1NR4 embedded with PSRAM added.





Note!

- 1.Each Bank has independent reference volatge (VREF);
- 2.Users can select to use IOB internal VREF(equals to 0.5*VCCO) or external VREF input (use any IO pins as external VREF input).

GW1NR series of FPGA Products GW1NR-4 Pinout Pin Definitions



Pins Name	Direction	Description					
User I/O Pins	-	•					
		[End] indicates the pin location, including L(left) R(right) B(bottom), and T(top)					
IO [End][Row/Column Number][A/B]	I/O	[Row/Column Number] indicates the pin Row/Column number. If [End] is T(top) or B(bottom), the pin indicates the Column number of the corresponding CFU. If [End] is L(left) or R(right), the pin indicates the Row number of the corresponding CFU.					
		[A/B] indicaties differential signal pair information.					
Multi-Function Pins	-	•					
IO [End][Row/Column Number][A/B]/MMM		/MMM represents one or more of the other functions in addition to being general purpose user I/O. When not used for the specical functions, these pins can be user I/O.					
RECONFIG_N	I, Internal Weak Pull Up	Starat new GowinCONFIG mode when low pulse					
READY	I/O	When high, device can be programmed and configured					
KEADT	1/0	When low, device cannot be programmed and configured					
DONE	I/O	High indicates successful completion of programming and configuration					
DONE	1/0	Low indicates unfinished or failure of programming and configuration					
		In MSPI mode, FASTRD_N is used as Flash access speed port.					
FASTRD_N/D3	I/O	Low indicates high-speed Flash access mode; high indicates regular Flash access mode.					
FASTRD_N/D3		Data port D3 in CPU mode					
MCLK/D4	1/0	Clock output MCLK in MSPI mode					
WOLIVD4	1// 0	Data port D4 in CPU mode					
MCS_N/D5	I/O	Enable signal MCS_N in MSPI mode, active-low					
WOO_N/D3	170	Data port D5 in CPU mode					
MO/D6	I/O	MOSI in MSPI mode:Master data output/Slave data input					
IVIO/D0	1// 0	Data port D6 in CPU mode					
MI/D7	I/O	MISO in MSPI mode:Master data input/Slave data output					
IVII/D7	1// 0	Data port D7 in CPU mode					
SSPI_CS_N/D0	I/O	Enable signal SSPI_CS_N in SSPI mode, active-low, internal weak pull up					
SO/D1	I/O	MISO in SSPI mode:Master data input/Slave data output					
ו טייסט	I/O	Data port D1 in CPU mode					
SI/D2	I/O	MOSI in SSPI mode:Master data output/Slave data input					
31/DZ	"	Data port D2 in CPU mode					

GW1NR series of FPGA Products GW1NR-4 Pinout Pin Definitions



Pins Name	Direction	Description
TMS	I,Internal Weak Pull Up	Serial mode input in JTAG mode
тск	I	Serial clock input in JTAG mode, which needs to be connected with 4.7 K drop-down resistance on PCB
TDI	I, Internal Weak Pull Up	Serial data input in JTAG mode
TDO	0	Serial data output in JTAG mode
JTAGSEL_N	I,Internal Weak Pull Up	JTAG mode selection, active-low
SCLK	I	Clock input in SSPI, SERIAL, and CPU modes
DIN	I,Internal Weak Pull Up	Data input in SERIAL mode
DOUT	0	Data output in SERIAL mode
CLKHOLD N	I, Internal Weak Pull Up	High, SCLK will be connected internally in SSPI mode or CPU mode
CLKHOLD_N	II, IIIlemai Weak Full Op	Low, SCLK will be disconnected from SSPI mode or CPU mode
WE_N	I	Select data input/output of D[7:0] in CPU mode
GCLKT_[x]	I	Pins for Global clock input, T(True), [x]:global clock number.
GCLKC_[x]	I	Pins for Global clock input, C(Comp), [x]: global clock number.
LPLL_T_fb/RPLL_T_fb	I	L/R PLL feedback the input pins, T(True)
LPLL_C_fb/RPLL_C_fb	I	L/R PLL feedback the input pins, C(Comp)
LPLL_T_in/RPLL_T_in	I	L/R PLL clock input pins,T(True)
LPLL_C_in/RPLL_C_in	I	L/R PLL clock input pins, C(Comp)
MODE2	I,Internal Weak Pull Up	GowinCONFIG modes selection pin; if this pin is not bonded, it's internal grounded.
MODE1	I,Internal Weak Pull Up	GowinCONFIG modes selection pin; if this pin is not bonded, it's internal grounded.
MODE0	I,Internal Weak Pull Up	GowinCONFIG modes selection pin; if this pin is not bonded, it's internal grounded.
Other Pins	_	
NC	NA	Reserved.
VSS	NA	Ground.
VCC	NA	Power supply pins in the internal core logic.
VCCO#	NA	Power supply pins in I/O voltage of I/O BANK#.
VCCX	NA	Power supply pins in auxiliary voltage.



Pin List

Note! [1]SDRAM embedded.

[2]PSRAM embedded.	I=	In	In 11 12 12 12			1 1	2	1
Pin Name		BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOB10A	I/O	2		True_of_IOB10B	NONE	29	29	
IOB10B	I/O	2		Comp_of_IOB10A	NONE	30	30	
IOB11A	I/O	2		True_of_IOB11B	NONE			
IOB11B	I/O	2		Comp_of_IOB11A	NONE			
IOB12A	I/O	2		True_of_IOB12B	TRUE	31	31	E4
IOB12B	I/O	2		Comp_of_IOB12A	TRUE	32	32	F4
IOB13A	I/O	2		True_of_IOB13B	NONE			
IOB13B	I/O	2		Comp_of_IOB13A	NONE			
IOB14A	I/O	2		True_of_IOB14B	TRUE	33	33	J4
IOB14B	I/O	2		Comp_of_IOB14A	TRUE			H4
IOB15A	I/O	2		True_of_IOB15B	NONE	34	34	
IOB15B	I/O	2		Comp_of_IOB15A	NONE			
IOB16A	I/O	2		True_of_IOB16B	TRUE			
IOB16B	I/O	2		Comp_of_IOB16A	TRUE			
IOB17A	I/O	2		True_of_IOB17B	NONE			
IOB17B	I/O	2		Comp_of_IOB17A	NONE			
IOB18A	I/O	2		True_of_IOB18B	TRUE			
IOB18B	I/O	2		Comp_of_IOB18A	TRUE			
IOB19A/GCLKT_5	I/O	2	GCLKT_5	True_of_IOB19B	NONE			
IOB19B/GCLKC_5	I/O	2	GCLKC_5	Comp_of_IOB19A	NONE			
IOB20A/GCLKT_4	I/O	2	GCLKT_4	True_of_IOB20B	TRUE	35	35	H5
IOB20B/GCLKC_4	I/O	2	GCLKC_4	Comp_of_IOB20A	TRUE	36	36	G5
IOB21A	I/O	2		True_of_IOB21B	NONE			
IOB21B	I/O	2		Comp_of_IOB21A	NONE			
IOB22A	I/O	2		True_of_IOB22B	TRUE			E6
IOB22B	I/O	2		Comp_of_IOB22A	TRUE			E5
IOB23A	I/O	2		True_of_IOB23B	NONE			
IOB23B	I/O	2		Comp_of_IOB23A	NONE			
IOB24A	I/O	2		True_of_IOB24B	TRUE			F6



Pin List
Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOB24B	I/O	2		Comp_of_IOB24A	TRUE			F5
IOB25A	I/O	2		True_of_IOB25B	NONE			
IOB25B	I/O	2		Comp_of_IOB25A	NONE			
IOB26A	I/O	2		True_of_IOB26B	TRUE			J6
IOB26B	I/O	2		Comp_of_IOB26A	TRUE	37	37	H6
OB27A	I/O	2		True_of_IOB27B	NONE			
IOB27B	I/O	2		Comp_of_IOB27A	NONE	38	38	
IOB28A	I/O	2		True_of_IOB28B	NONE	39	39	
IOB28B	I/O	2		Comp_of_IOB28A	NONE	40	40	
IOB29A	I/O	2		True_of_IOB29B	NONE			
IOB29B	I/O	2		Comp_of_IOB29A	NONE			
OB2A	I/O	2		True_of_IOB2B	TRUE	17	17	
OB2B	I/O	2		Comp_of_IOB2A	TRUE	18	18	
OB30A	I/O	2		True_of_IOB30B	TRUE	41	41	G6
IOB30B	I/O	2		Comp_of_IOB30A	TRUE	42	42	G7
IOB31A	I/O	2		True_of_IOB31B	NONE			
OB31B	I/O	2		Comp_of_IOB31A	NONE			
OB32A	I/O	2		True_of_IOB32B	TRUE			J7
IOB32B	I/O	2		Comp_of_IOB32A	TRUE			H7
OB33A	I/O	2		True_of_IOB33B	NONE			
OB33B	I/O	2		Comp_of_IOB33A	NONE			
OB34A	I/O	2		True_of_IOB34B	TRUE			
IOB34B	I/O	2		Comp_of_IOB34A	TRUE			
OB35A	I/O	2		True_of_IOB35B	NONE			
OB35B	I/O	2		Comp_of_IOB35A	NONE			
OB36A	I/O	2		True_of_IOB36B	TRUE			
OB36B	I/O	2		Comp_of_IOB36A	TRUE	47	47	H8
OB37A	I/O	2		True_of_IOB37B	NONE			
IOB37B	I/O	2		Comp_of_IOB37A	NONE			



Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOB3A	I/O	2		True_of_IOB3B	NONE			
IOB3B	I/O	2		Comp_of_IOB3A	NONE			
IOB4A	I/O	2		True_of_IOB4B	TRUE	19	19	
IOB4B	I/O	2		Comp_of_IOB4A	TRUE	20	20	
IOB5A	I/O	2		True_of_IOB5B	NONE			
IOB5B	I/O	2		Comp_of_IOB5A	NONE			
IOB6A	I/O	2		True_of_IOB6B	TRUE	25	25	J3
IOB6B	I/O	2		Comp_of_IOB6A	TRUE	26	26	H3
IOB7A	I/O	2		True_of_IOB7B	NONE			
IOB7B	I/O	2		Comp_of_IOB7A	NONE			
IOB8A	I/O	2		True_of_IOB8B	TRUE	27	27	G3
IOB8B	I/O	2		Comp_of_IOB8A	TRUE	28	28	G4
IOB9A	I/O	2		True_of_IOB9B	NONE			
IOB9B	I/O	2		Comp_of_IOB9A	NONE			
IOL10A/TMS	I/O	3	TMS	True_of_IOL10B	NONE	5	5	E2
IOL10B/TCK	I/O	3	TCK	Comp_of_IOL10A	NONE	6	6	E3
IOL10C/SCLK	I/O	3	SCLK	True_of_IOL10D	NONE			
IOL10D/TDI	I/O	3	TDI	Comp_of_IOL10C	NONE	7	7	F3
IOL10E/TDO	I/O	3	TDO	True_of_IOL10F	NONE	8	8	F2
IOL10F/RECONFIG_N	I/O	3	RECONFIG_N	Comp_of_IOL10E	NONE	9	9	B2
IOL10G/DONE	I/O	3	DONE	True_of_IOL10H	NONE	10	10	B1
IOL10H/READY	I/O	3	READY	Comp_of_IOL10G	NONE			
IOL10I	I/O	3		True_of_IOL10J	NONE			
IOL10J	I/O	3		Comp_of_IOL10I	NONE			
IOL11A/GCLKT_6	I/O	3	GCLKT_6	True_of_IOL11B	TRUE	11	11	
IOL11B/GCLKC_6	I/O	3	GCLKC_6	Comp_of_IOL11A	TRUE			G1
IOL12A	I/O	3		True_of_IOL12B	NONE			
IOL12B	I/O	3		Comp_of_IOL12A	NONE			G2
IOL13A	I/O	3		True_of_IOL13B	TRUE			



Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	$QN88^2$	MG81
IOL13B	I/O	3		Comp_of_IOL13A	TRUE			
IOL14A	I/O	3		True_of_IOL14B	NONE			
IOL14B	I/O	3		Comp_of_IOL14A	NONE			H1
IOL15A	I/O	3		True_of_IOL15B	TRUE	13	13	
IOL15B	I/O	3		Comp_of_IOL15A	TRUE	14	14	H2
IOL16A	I/O	3		True_of_IOL16B	NONE			
IOL16B	I/O	3		Comp_of_IOL16A	NONE			
IOL17A	I/O	3		True_of_IOL17B	TRUE	15	15	
IOL17B	I/O	3		Comp_of_IOL17A	TRUE	16	16	
IOL18A	I/O	3		True_of_IOL18B	NONE			
IOL18B	I/O	3		Comp_of_IOL18A	NONE			
OL2A	I/O	3		True_of_IOL2B	TRUE	3	3	
OL2B	I/O	3		Comp_of_IOL2A	TRUE			F1
OL3A/JTAGSEL_N/LPLL_T_in	I/O	3	JTAGSEL_N/LPLL_T_in	True_of_IOL3B	NONE	4	4	B3
IOL3B/LPLL_C_in	I/O	3	LPLL_C_in	Comp_of_IOL3A	NONE			
OL4A/LPLL_T_fb	I/O	3	LPLL_T_fb	True_of_IOL4B	TRUE			
OL4B/LPLL_C_fb	I/O	3	LPLL_C_fb	Comp_of_IOL4A	TRUE			C3
OL5A	I/O	3		True_of_IOL5B	NONE			
OL5B	I/O	3		Comp_of_IOL5A	NONE			D3
OL6A	I/O	3		True_of_IOL6B	TRUE			
OL6B	I/O	3		Comp_of_IOL6A	TRUE			C1
OL7A	I/O	3		True_of_IOL7B	NONE			
OL7B	I/O	3		Comp_of_IOL7A	NONE			C2
OL8A	I/O	3		True_of_IOL8B	TRUE			
OL8B	I/O	3		Comp_of_IOL8A	TRUE			D1
OL9A/GCLKT_7	I/O	3	GCLKT_7	True_of_IOL9B	NONE			
OL9B/GCLKC_7	I/O	3	GCLKC_7	Comp_of_IOL9A	NONE			D2
OR10A/MI/D7	I/O	1	MI/D7	True_of_IOR10B	NONE	62	62	E7
OR10B/MO/D6	I/O	1	MO/D6	Comp_of_IOR10A	NONE	61	61	F7



Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOR10C/MCS_N/D5	I/O	1	MCS_N/D5	True_of_IOR10D	NONE	60	60	E8
IOR10D/MCLK/D4	I/O	1	MCLK/D4	Comp_of_IOR10C	NONE	59	59	F8
IOR10E/FASTRD_N/D3	I/O	1	FASTRD_N/D3	True_of_IOR10F	NONE	57	57	
IOR10F/SI/D2	I/O	1	SI/D2	Comp_of_IOR10E	NONE			
IOR10G/SO/D1	I/O	1	SO/D1	True_of_IOR10H	NONE	56	56	
IOR10H/SSPI_CS_N/D0	I/O	1	SSPI_CS_N/D0	Comp_of_IOR10G	NONE	55	55	
IOR10I/DIN/CLKHOLD_N	I/O	1	DIN/CLKHOLD_N	True_of_IOR10J	NONE	54	54	
IOR10J/DOUT/WE_N	I/O	1	DOUT/WE_N	Comp_of_IOR10I	NONE	53	53	
IOR11A/GCLKT_3	I/O	1	GCLKT_3	True_of_IOR11B	TRUE	52	52	
IOR11B/GCLKC_3	I/O	1	GCLKC_3	Comp_of_IOR11A	TRUE	51	51	D7
IOR12A	I/O	1		True_of_IOR12B	NONE			
OR12B	I/O	1		Comp_of_IOR12A	NONE			F9
OR13A	I/O	1		True_of_IOR13B	TRUE			
OR13B	I/O	1		Comp_of_IOR13A	TRUE			
OR14A	I/O	1		True_of_IOR14B	NONE			
OR14B	I/O	1		Comp_of_IOR14A	NONE			G8
OR15A	I/O	1		True_of_IOR15B	TRUE			
OR15B	I/O	1		Comp_of_IOR15A	TRUE	50	50	G9
IOR16A	I/O	1		True_of_IOR16B	NONE			
OR16B	I/O	1		Comp_of_IOR16A	NONE			H9
OR17A	I/O	1		True_of_IOR17B	TRUE	49	49	
OR17B	I/O	1		Comp_of_IOR17A	TRUE	48	48	
OR18A	I/O	1		True_of_IOR18B	NONE			
OR18B	I/O	1		Comp_of_IOR18A	NONE			
OR2A	I/O	1		True_of_IOR2B	TRUE			
OR2B	I/O	1		Comp_of_IOR2A	TRUE			
OR3A/RPLL_T_in	I/O	1	RPLL_T_in	True_of_IOR3B	NONE	63	63	B9
OR3B/RPLL_C_in	I/O	1	RPLL_C_in	Comp_of_IOR3A	NONE			B8
IOR4A/RPLL_T_fb	I/O	1	RPLL_T_fb	True_of_IOR4B	TRUE			



Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	$QN88^2$	MG81
IOR4B/RPLL_C_fb	I/O	1	RPLL_C_fb	Comp_of_IOR4A	TRUE			C9
IOR5A	I/O	1		True_of_IOR5B	NONE			
IOR5B	I/O	1		Comp_of_IOR5A	NONE			C8
IOR6A	I/O	1		True_of_IOR6B	TRUE			
IOR6B	I/O	1		Comp_of_IOR6A	TRUE			B7
IOR7A	I/O	1		True_of_IOR7B	NONE			
IOR7B	I/O	1		Comp_of_IOR7A	NONE			D9
IOR8A	I/O	1		True_of_IOR8B	TRUE			
IOR8B	I/O	1		Comp_of_IOR8A	TRUE			C7
IOR9A/GCLKT_2	I/O	1	GCLKT_2	True_of_IOR9B	NONE			
IOR9B/GCLKC_2	I/O	1	GCLKC_2	Comp_of_IOR9A	NONE			D8
IOT12A	I/O	0		True_of_IOT12B	NONE	79	79	
IOT12B	I/O	0		Comp_of_IOT12A	NONE			
IOT13A	I/O	0		True_of_IOT13B	NONE			
IOT13B	I/O	0		Comp_of_IOT13A	NONE			
IOT14A	I/O	0		True_of_IOT14B	NONE			B4
IOT14B	I/O	0		Comp_of_IOT14A	NONE			C4
IOT15A	I/O	0		True_of_IOT15B	NONE			
IOT15B	I/O	0		Comp_of_IOT15A	NONE			
IOT16A	I/O	0		True_of_IOT16B	NONE			
IOT16B	I/O	0		Comp_of_IOT16A	NONE			
IOT17A	I/O	0		True_of_IOT17B	NONE			
IOT17B	I/O	0		Comp_of_IOT17A	NONE			
IOT18A	I/O	0		True_of_IOT18B	NONE			
IOT18B	I/O	0		Comp_of_IOT18A	NONE			
IOT20A	I/O	0		True_of_IOT20B	NONE			
IOT20B	I/O	0		Comp_of_IOT20A	NONE			
IOT21A	I/O	0		True_of_IOT21B	NONE			D5
IOT21B	I/O	0		Comp_of_IOT21A	NONE			D6



Pin List

Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOT22A	I/O	0		True_of_IOT22B	NONE			
IOT22B	I/O	0		Comp_of_IOT22A	NONE			
IOT23A	I/O	0		True_of_IOT23B	NONE			
IOT23B	I/O	0		Comp_of_IOT23A	NONE			
IOT24A	I/O	0		True_of_IOT24B	NONE			C5
IOT24B	I/O	0		Comp_of_IOT24A	NONE			C6
IOT25A	I/O	0		True_of_IOT25B	NONE			
IOT25B	I/O	0		Comp_of_IOT25A	NONE			
IOT26A	I/O	0		True_of_IOT26B	NONE			
IOT26B	I/O	0		Comp_of_IOT26A	NONE			
IOT27A	I/O	0		True_of_IOT27B	NONE			
IOT27B	I/O	0		Comp_of_IOT27A	NONE			
IOT2A	I/O	0		True_of_IOT2B	NONE			
IOT2B/MODE0	I/O	0	MODE0	Comp_of_IOT2A	NONE	88	88	
IOT30A	I/O	0		True_of_IOT30B	NONE			B5
IOT30B	I/O	0		Comp_of_IOT30A	NONE	77	77	B6
IOT31A	I/O	0		True_of_IOT31B	NONE			
IOT31B	I/O	0		Comp_of_IOT31A	NONE	76	76	
IOT32A	I/O	0		True_of_IOT32B	NONE			
IOT32B	I/O	0		Comp_of_IOT32A	NONE	75	75	
IOT33A	I/O	0		True_of_IOT33B	NONE			
IOT33B	I/O	0		Comp_of_IOT33A	NONE	74	74	
IOT34A	I/O	0		True_of_IOT34B	NONE			
IOT34B	I/O	0		Comp_of_IOT34A	NONE			
IOT35A	I/O	0		True_of_IOT35B	NONE	73	73	A6
IOT35B	I/O	0		Comp_of_IOT35A	NONE	72	72	A7
IOT36A	I/O	0		True_of_IOT36B	NONE	71	71	
IOT36B	I/O	0		Comp_of_IOT36A	NONE	70	70	
IOT37A	I/O	0		True_of_IOT37B	NONE	69	69	



Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOT37B	I/O	0		Comp_of_IOT37A	NONE	68	68	
IOT3A/MODE2	I/O	0	MODE2	True_of_IOT3B	NONE			
IOT3B/MODE1	I/O	0	MODE1	Comp_of_IOT3A	NONE	87	87	D4
IOT4A	I/O	0		True_of_IOT4B	NONE	86	86	
IOT4B	I/O	0		Comp_of_IOT4A	NONE	85	85	
IOT5A	I/O	0		True_of_IOT5B	NONE	84	84	
IOT5B	I/O	0		Comp_of_IOT5A	NONE	83	83	
IOT6A	I/O	0		True_of_IOT6B	NONE	82	82	
IOT6B	I/O	0		Comp_of_IOT6A	NONE			
IOT7A	I/O	0		True_of_IOT7B	NONE	81	81	A3
IOT7B	I/O	0		Comp_of_IOT7A	NONE			A4
IOT8A	I/O	0		True_of_IOT8B	NONE			
IOT8B	I/O	0		Comp_of_IOT8A	NONE			
IOT9A	I/O	0		True_of_IOT9B	NONE	80	80	
IOT9B	I/O	0		Comp_of_IOT9A	NONE			
VCC	Power	N/A				1	1	A2
VCC	Power	N/A				22	22	J2
VCC	Power	N/A				45	45	
VCC	Power	N/A				66	66	A8
VCCO0	Power	N/A						A5
VCCO1	Power	N/A				58	58	E9
VCCO2	Power	N/A					23	J5
VCCO2	Power	N/A					44	
VCCO3	Power	N/A				12	12	E1
VCCX	Power	N/A						J8
VCCX/VCCO0	Power	N/A					64	
VCCX/VCCO0	Power	N/A					67	
VCCX/VCCO0	Power	N/A					78	
VCCX/VCCO0/VCCO2	Power	N/A				23		



Pin List
Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
VCCX/VCCO0/VCCO2	Power	N/A				44		
VCCX/VCCO0/VCCO2	Power	N/A				64		
VCCX/VCCO0/VCCO2	Power	N/A				67		
VCCX/VCCO0/VCCO2	Power	N/A				78		
VSS	Ground	N/A				2	2	
VSS	Ground	N/A				21	21	
VSS	Ground	N/A				24	24	
VSS	Ground	N/A				43	43	
VSS	Ground	N/A				46	46	
VSS	Ground	N/A				65	65	
VSS	Ground	N/A						A1
VSS	Ground	N/A						A9
VSS	Ground	N/A						J1
VSS	Ground	N/A						J9



Note!

[1]SDRAM embedded.

[2] ord ivi cinecaded.		ī	ı		Ī	T .	т -	
Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
BANK3 True LVDS Pair	-	- -	•	•	-			• -
IOL11A/GCLKT_6	I/O	3	GCLKT_6	True_of_IOL11B	TRUE			
IOL11B/GCLKC_6	I/O	3	GCLKC_6	Comp_of_IOL11A	TRUE			
IOL13A	I/O	3		True_of_IOL13B	TRUE			
IOL13B	I/O	3		Comp_of_IOL13A	TRUE			
IOL15A	I/O	3		True_of_IOL15B	TRUE	13	13	
IOL15B	I/O	3		Comp_of_IOL15A	TRUE	14	14	
IOL17A	I/O	3		True_of_IOL17B	TRUE	15	15	
IOL17B	I/O	3		Comp_of_IOL17A	TRUE	16	16	
IOL2A	I/O	3		True_of_IOL2B	TRUE			
IOL2B	I/O	3		Comp_of_IOL2A	TRUE			
IOL4A/LPLL_T_fb	I/O	3	LPLL_T_fb	True_of_IOL4B	TRUE			
IOL4B/LPLL_C_fb	I/O	3	LPLL_C_fb	Comp_of_IOL4A	TRUE			
IOL6A	I/O	3		True_of_IOL6B	TRUE			
IOL6B	I/O	3		Comp_of_IOL6A	TRUE			
IOL8A	I/O	3		True_of_IOL8B	TRUE			
IOL8B	I/O	3		Comp_of_IOL8A	TRUE			
BANK2 True LVDS Pair	-							
IOB12A	I/O	2		True_of_IOB12B	TRUE	31	31	E4
IOB12B	I/O	2		Comp_of_IOB12A	TRUE	32	32	F4
IOB14A	I/O	2		True_of_IOB14B	TRUE			J4
IOB14B	I/O	2		Comp_of_IOB14A	TRUE			H4
IOB16A	I/O	2		True_of_IOB16B	TRUE			
IOB16B	I/O	2		Comp_of_IOB16A	TRUE			
IOB18A	I/O	2		True_of_IOB18B	TRUE			
IOB18B	I/O	2		Comp_of_IOB18A	TRUE			
IOB20A/GCLKT_4	I/O	2	GCLKT_4	True_of_IOB20B	TRUE	35	35	H5
IOB20B/GCLKC_4	I/O	2	GCLKC_4	Comp_of_IOB20A	TRUE	36	36	G5
IOB22A	I/O	2		True_of_IOB22B	TRUE			E6
·			•					

GOWIN

Note!

[1]SDRAM embedded.

IOB22B	Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOB24B	IOB22B	I/O			Comp_of_IOB22A		1~	~	
IOB26A	IOB24A	I/O	2		True_of_IOB24B	TRUE			F6
IOB26B	IOB24B	I/O	2		Comp_of_IOB24A	TRUE			F5
IOB2A	IOB26A	I/O	2		True_of_IOB26B	TRUE			J6
IOB2B	IOB26B	I/O	2		Comp_of_IOB26A	TRUE			H6
IOB30A	IOB2A	I/O	2		True_of_IOB2B	TRUE	17	17	
IOB30B	IOB2B	I/O	2		Comp_of_IOB2A	TRUE	18	18	
IOB32A	IOB30A	I/O	2		True_of_IOB30B	TRUE	41	41	G6
IOB32B	IOB30B	I/O	2		Comp_of_IOB30A	TRUE	42	42	G7
True_of_IOB34B	IOB32A	I/O	2		True_of_IOB32B	TRUE			J7
IOB34B	IOB32B	I/O	2		Comp_of_IOB32A	TRUE			H7
I/O 2	IOB34A	I/O	2		True_of_IOB34B	TRUE			
IOB36B	IOB34B	I/O	2		Comp_of_IOB34A	TRUE			
I/O 2 True_of_IOB4B TRUE 19 19 19 10B4B I/O 2 True_of_IOB4B TRUE 20 20 10B6A I/O 2 True_of_IOB6B TRUE 25 25 J3 10B6B I/O 2 True_of_IOB6B TRUE 26 26 H3 10B8A I/O 2 True_of_IOB8B TRUE 27 27 G3 10B8B I/O 2 True_of_IOB8B TRUE 27 27 G3 10B8B I/O 2 True_of_IOB8B TRUE 28 28 G4 10B8B TRUE 52 52 10B8B TRUE 51 51 51 51 51 51 51 5	IOB36A	I/O	2		True_of_IOB36B	TRUE			
IOB4B	IOB36B	I/O	2		Comp_of_IOB36A	TRUE			
IOB6A	IOB4A	I/O	2		True_of_IOB4B	TRUE	19	19	
IOB6B	IOB4B	I/O	2		Comp_of_IOB4A	TRUE	20	20	
IOB8A	IOB6A	I/O	2		True_of_IOB6B	TRUE	25	25	J3
IOB8B	IOB6B	I/O	2		Comp_of_IOB6A	TRUE	26	26	H3
IOR11A/GCLKT_3	IOB8A	I/O	2		True_of_IOB8B	TRUE	27	27	G3
IOR11A/GCLKT_3 I/O 1 GCLKT_3 True_of_IOR11B TRUE 52 52 IOR11B/GCLKC_3 I/O 1 GCLKC_3 Comp_of_IOR11A TRUE 51 51 IOR13A I/O 1 True_of_IOR13B TRUE TRUE IOR13B I/O 1 Comp_of_IOR13A TRUE TRUE IOR15A I/O 1 True_of_IOR15B TRUE TRUE IOR15B I/O 1 Comp_of_IOR15A TRUE TRUE	IOB8B	I/O	2		Comp_of_IOB8A	TRUE	28	28	G4
IOR11B/GCLKC_3 I/O 1 GCLKC_3 Comp_of_IOR11A TRUE 51 51 IOR13A I/O 1 True_of_IOR13B TRUE IVI IOR13B I/O 1 Comp_of_IOR13A TRUE IVI IOR15A I/O 1 True_of_IOR15B TRUE IVII IOR15B I/O 1 Comp_of_IOR15A TRUE IVII	BANK1 True LVDS Pair								
IOR13A I/O 1 True_of_IOR13B TRUE IOR13B I/O 1 Comp_of_IOR13A TRUE IOR15A I/O 1 True_of_IOR15B TRUE IOR15B I/O 1 Comp_of_IOR15A TRUE	IOR11A/GCLKT_3	I/O	1	GCLKT_3	True_of_IOR11B	TRUE	52	52	
IOR13B I/O 1 Comp_of_IOR13A TRUE IOR15A I/O 1 True_of_IOR15B TRUE IOR15B I/O 1 Comp_of_IOR15A TRUE	IOR11B/GCLKC_3	I/O	1	GCLKC_3	Comp_of_IOR11A	TRUE	51	51	
IOR15A I/O 1 True_of_IOR15B TRUE IOR15B I/O 1 Comp_of_IOR15A TRUE	IOR13A	I/O	1		True_of_IOR13B	TRUE			
IOR15B I/O 1 Comp_of_IOR15A TRUE	IOR13B	I/O	1		Comp_of_IOR13A	TRUE			
	IOR15A	I/O	1		True_of_IOR15B	TRUE			
IOR17A I/O 1 True_of_IOR17B TRUE 49 49	IOR15B	I/O	1		Comp_of_IOR15A	TRUE			
	IOR17A	I/O	1		True_of_IOR17B	TRUE	49	49	

True LVDS



Note!

[1]SDRAM embedded.

Pin Name	Function	BANK	Configuration Function	Differential Pair	LVDS	QN88 ¹	QN88 ²	MG81
IOR17B	I/O	1		Comp_of_IOR17A	TRUE	48	48	
IOR2A	I/O	1		True_of_IOR2B	TRUE			
IOR2B	I/O	1		Comp_of_IOR2A	TRUE			
IOR4A/RPLL_T_fb	I/O	1	RPLL_T_fb	True_of_IOR4B	TRUE			
IOR4B/RPLL_C_fb	I/O	1	RPLL_C_fb	Comp_of_IOR4A	TRUE			
IOR6A	I/O	1		True_of_IOR6B	TRUE			
IOR6B	I/O	1		Comp_of_IOR6A	TRUE			
IOR8A	I/O	1		True_of_IOR8B	TRUE			
IOR8B	I/O	1		Comp_of_IOR8A	TRUE			





Recommended Operatin	g Conditions for GW1NR-4 QN88, embedded with SDR SDRAM		
Name	Description	Min.	Max.
VCC	LV: Core Power	1.14V	1.26V
VCC	UV:Core Power	3.135V	3.465V
VCCO1 VCCO2	I/O Bank Power for LV	1.14V	3.465V
VCCO1、VCCO3	I/O Bank Power for UV	3.135V	3.465V
VCCO0、VCCO2	I/O bank power, connected to SDR SDRAM interface	3.135V	3.465V
VCCX/VCCO0/VCCO2	VCCX and VCCO2 provide power for SDRAM; VCCX, VCCO0, and VCCO2 are internal connected.	3.135V	3.465V
Recommended Operatin	g Conditions for GW1NR-4 MG81, embedded with PSRAM		_
Name	Description	Min.	Max.
VCC	LV: Core Power	1.14V	1.26V
VCC	UV:Core Power	1.71V	3.465V
V0000 V0000	I/O Bank Power for LV	1.14V	3.465V
VCCO0、VCCO2	I/O Bank Power for UV	1.71V	3.465V
VCCO1、VCCO3	I/O Bank power, connected to PSRAM; VCCO3 provides power for PSRAM	1.71V	1.89V
VCCX	Auxiliary volatage	2.375V	3.465V
Recommended Operatin	g Conditions for GW1NR-4 QN88, embedded with PSRAM		
Name	Description	Min.	Max.
vcc	LV: Core Power	1.14V	1.26V
	UV:Core Power	1.71V	3.465V
VCCO2、VCCO3	I/O Bank Power for LV	1.14V	3.465V
	I/O Bank Power for UV	1.71V	3.465V
VCCX/VCCO0	VCCX and VCCO0 are internal connected.	2.375V	3.465V
VCCO1	I/O Bank power, connected to PSRAM; VCCO1 provides power for PSRAM	1.71V	1.89V