



TITLE: FPGA and SDRAM		REV: v1
Company: George Wiley		Sheet: 1/5
Date: 2023-04-08	Drawn By: gwiley	





H1  
MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW

1 1 X

H2  
MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW

1 1 X

H3  
MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW



1 1 X

H4  
MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW


1 1 X

H5  
MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW




1 1 X



TITLE: Voltage Regulators and Reset		REV: v1
	Company: George Wiley	Sheet: 3/5
	Date: 2023-04-08      Drawn By: gwiley	



TITLE: Rpi Pico & ESP32 CPU and Front Panel Circuitry		REV: v1
嘉立创EDA	Company: George Wiley	Sheet: 4/5
	Date: 2023-04-10	Drawn By: gwiley



TITLE: RK05 Bus Connectors		REV: v1
嘉立创EDA	Company: George Wiley	Sheet: 5/5
	Date: 2023-04-12	Drawn By: gwiley