







TITLE: FPGA and SDRAM		REV: v1
Company: George Wiley		Sheet: 1/5
Date: 2023-04-08		Drawn By: gwiley






One bypass cap for each DRAM power pin.



- H1 MOUNTING_HOLE_M3_CAP_NO_PTH_NARROW
- 1 1 X
- H2 MOUNTING_HOLE_M3_CAP_NO_PTH_NARROW
- 1 1 X
- H3 MOUNTING_HOLE_M3_CAP_NO_PTH_NARROW
- 1 1 X
- H4 MOUNTING_HOLE_M3_CAP_NO_PTH_NARROW
- 1 1 X
- H5 MOUNTING_HOLE_M3_CAP_NO_PTH_NARROW
- 1 1 X


TITLE: Voltage Regulators and Reset		REV: v1
	Company: George Wiley	Sheet: 3/5
	Date: 2023-04-08	Drawn By: gwiley




RUN/LOAD switch,
closed in upper
"RUN" position

WT PROT switch,
closed in upper
momentary
WTPROT position




Front Panel Indicators & Switches Connector



microSD Card Connectors



TITLE: RPi Pico & ESP32 CPU and Front Panel Circuitry		REV: v1
嘉立创EDA	Company: George Wiley	Sheet: 4/5
	Date: 2023-04-10	Drawn By: gwiley



TITLE: RK05 Bus Connectors		REV: v1
嘉立创EDA	Company: George Wiley	Sheet: 5/5
	Date: 2023-04-12	Drawn By: gwiley