












	1	2	3	4	5	
A	Connectors, IO  File: target.kicad_sch		Power  File: power.kicad_sch			
B	FPGA Programming  File: fpgaprogram.kicad_sch		FPGA 1  File: fpga 1.kicad_sch			
C	User Button and IO  File: User Button and IO.kicad_sch		FPGA 2  File: FPGA 2.kicad_sch			
D	FPGA Power  File: fpgapower.kicad_sch					
	<div> <div>H1</div> <div>H2</div> <div>H3</div> <div>H4</div> </div> <div>MountingHoleMountingHoleMountingHoleMountingHole</div>		<div> <div>cerg:cerg</div> <div>CERG-Logo</div>  </div>		<div> <div>Project: FOBOS Artix-7 a12t DUT</div> <div>Author: Jens-Peter Kaps, Eddie Ferrufino</div> <div>Copyright © Cryptographic Engineering Research Group</div> <div>License: Apache License Version 2.0</div> <div>Cryptographic Engineering Research Group</div> <div>Sheet: /</div> <div>File: dut-artix7-a12t.kicad_sch</div> <div>Title: FOBOS Artix-7 a12t DUT</div> <div>Size: USLetter Date: 2020-07-28</div> <div>KiCad E.D.A. kicad (6.0.4)</div> </div> <div>  </div> <div> <div>Rev: 1.0</div> <div>Id: 1/8</div> </div>	
	1	2	3	4	5	


FOBOS Target Connector




ESD Protection



Programming/DUT Communication Switches



PMOD Connector



cerg:cerg_logo
CERG-Logo


Project: FOBOS Artix-7 a12t DUT
Author: Jens-Peter Kaps, Eddie Ferrufino
Copyright © Cryptographic Engineering Research Group
License: Apache License Version 2.0
Cryptographic Engineering Research Group
Sheet: /Connectors, IO/
File: target.kicad_sch




Title: FOBOS Artix-7 a12t DUT – Connectors, IO

Size: USLetter Date: 2020-07-28
KiCad E.D.A. kicad (6.0.4)

Rev: 1.1
Id: 2/8






Project: FOBOS Artix-7 a12t DUT
 Author: Jens-Peter Kaps, Eddie Ferruffino
 Copyright © Cryptographic Engineering Research Group
 License: Apache License Version 2.0


Cryptographic Engineering Research Group

Sheet: /User Button and IO/
 File: User Button and IO.kicad_sch


Title: FOBOS Artix-7 a12t DUT – User Buttons and I/O


Size: A4	Date:	Rev: 1.0
KiCad E.D.A. kicad (6.0.4)		Id: 4/8





Rev: 1.1
Id: 6/8





Project: FOBOS Artix-7 a12t DUT		
Author: Jens-Peter Kaps, Eddie Ferrufino		
Copyright © Cryptographic Engineering Research Group		
License: Apache License Version 2.0		
Cryptographic Engineering Research Group		
Sheet: /FPGA 2/		
File: FPGA 2.kicad_sch		
Title: FOBOS Artix-7 a12t DUT – FPGA Part 2		
Size: A4	Date:	Rev: 1.0
KiCad E.D.A. kicad (6.0.4)		Id: 8/8