


System description for standalone processor simulation



	Processor simulation	VCU118 GFE
Objective	unit-level processor debug	system-level high speed execution
Simulator	Verilator	not supported
<div>gdb</div> <div>console</div> <div>Tandem verifier</div>	same host software is used	
<div>Ethernet controller</div> <div>DMA controller</div> <div>DRAM controller</div> <div>Flash controller</div> <div>UART1, SPI1, IIC0, GPIO1</div>	not modeled	Xilinx IP
<div>DRAM memory</div> <div>Flash memory</div>	Bluespec AXI4 memory models	VCU118 components
<div>Boot ROM</div> <div>AXI4 fabric</div> <div>UART</div> <div>JTAG</div> <div>Soft reset</div>	Bluespec compiled Verilog	Xilinx IP
SVF block	Bluespec compiled Verilog	