




NPi i.MX6ULL Core Module Schematic V1.0 Table of Content Page 1 Table of contents Revision History Page 2 Page 3 CPU Power Page 4 CPU PERI x1 Page 5 CPU PERI x2 DDR3L Page 6 Page 7 eMMC/NAND FLAH Page 8 BOOT CFG Page 9 Stamp Hole Connector Page 10 FUSE MAP Page 11 Page 12 NPi i.MX6ULL Core Module Size Document Number A3 Title Rev V1.0 Date: Saturday, March 07, 2020















5 Boot configuration Booting from eMMC: fix R65, R67, R68, R70, R71 Booting from NAND flash: fix R65, R67, R69 BOOT\_MODE1 BOOT\_MODE0 BT\_CFG1[4] BT\_CFG1[5] BT\_CFG1[6] BT\_CFG1[7] BT\_CFG2[3] BT\_CFG2[6] USB 0 1 Х Х Х х Х Х NAND 1 0 1 0 0 0 0 1 eMMC 1 0 0 1 0 1 1 1 VDD\_SNVS\_IN BOOT\_MODE0 >> BOOT\_MODE0 PD (100K) BOOT\_MODE1 >> BOOT\_MODE1 PD (100K) LCD\_DATA4 >> LCD\_DATA4 BT\_CFG1[4] LCD\_DATA5 >> LCD\_DATA5 BT\_CFG1[5] [5,9] LCD\_DATA6 

LCD\_DATA6 BT\_CFG1[6] >> LCD\_DATA7 BT\_CFG1[7] LCD\_DATA7 LCD\_DATA11 >> LCD\_DATA11 BT\_CFG2[3] LCD\_DATA13 >> LCD\_DATA13 BT\_CFG2[5] [5,9] LCD\_DATA14 >> LCD\_DATA14 BT\_CFG2[6] LCD\_DATA15 >> LCD\_DATA15 BT\_CFG2[7] NPi i.MX6ULL Core Module Document Number Rev V1.0 BOOT CFG Date: Saturday, March 07, 2020 Sheet 8 of 10

D



|            | 0/1  | 0/1  | 0/1  | 1   | 0  | 0  | 0  | 0   |
|------------|--|--|--|---|--|--|--|---|
| TYPE       | BOOT_CFG1[7]   | BOOT_CFG1[6]   | BOOT_CFG1[5]   | BOOT_CFG1[4]  | BOOT_CFG1[3]   | BOOT_CFG1[2]   | BOOT_CFG1[1]   | BOOT_CFG1[0   |
| QSPI       | 0  | 0  | 0  | 1   | Reserved   |  | DDRSMP:<br>"000" : Default<br>"001-111"  |   |
| WEIM       | 0  | 0  | 0  | 0   | Memory Type:<br>0 - NOR Flash<br>1 - OneNAND                                 | Reserved   | Reserved   | Reserved  |
| Serial-ROM | 0  | 0  | 1  | 1   | Reserved   | Reserved   | Reserved   | Reserved  |
| SD/eSD     | 0  | 1  | 0  | Fast Boot:<br>0 - Regular<br>1 - Fast Boot  | SD/SDXC<br>00 - Non<br>01 - High<br>10 - SDR<br>11 - SDR                     | Speed<br>mal/SDR12<br>h/SDR25<br>150<br>1104                                       | SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)                                       | SD Loopback Clock Source<br>Selffor SDR30 and SDR104 or<br>0' - through SD pad<br>'1' - direct  |
| MMC/eMMC   | 0  | 1  | 1  | Fast Boot:<br>0 - Regular<br>1 - Fast Boot  | SD/MMC Speed<br>0 - Highl<br>1- Normal                                       | Fast Boot Acknowledge<br>Disable:<br>0 - Boot Ack Enabled<br>1 - Boot Ack Disabled | SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)                                       | SD Loopback Clock Source<br>Selffor SDR50 and SDR104 or<br>'0' - through SD pad<br>'1' - direct |
| NAND       | 1  | BT_TOGGLEMODE  | Pages In<br>00 - 128<br>01 - 64<br>10 - 32<br>11 - 256                           | Block:  | Nand Ni<br>00 - 1<br>01 - 2<br>10 - 4<br>11 - Resi                           | imber Of Devices: erved  | Nand Row_a<br>00 - 3<br>01 - 2<br>10 - 4<br>11 - 5   | ddress_bytes:   |
|            | 0  | 0  | 0  | 0   | 1  | 0  | 0  | 0   |
| TYPE       | BOOT_CFG2[7]   | BOOT_CFG2[6]   | BOOT_CFG2[5]   | BOOT_CFG2[4]  | BOOT_CFG2[3]   | BOOT_CFG2[2]   | BOOT_CFG2[1]   | BOOT_CFG2[0]  |
| QSPI       | Reserved   | HSPHS: Half Speed Phase Selection<br>D: select sampling at non-inverted cic<br>E: select sampling at inverted clack                  | HSDLY: Half Speed Delay selection<br>ck 0: one clock delay<br>1: two clock delay | PSPHS: Full Speed Phase Selection<br>3: select sampling at non-inverted cld<br>1: select sampling at inverted clack | PSDLY: Full Speed Delay selection<br>Brone clock delay<br>1: two clock delay | Boot Frequencies<br>(ARM/DDR)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz            | Reserved   | Reserved  |
| WEIM       | Muxing Scheme:<br>00 - A/D16<br>01 - A-DH<br>10 - A-DH<br>11 - Reserved  |  | OneNan<br>00 - 1 KB<br>01 - 2 KB<br>10 - 4 KB<br>11 - Res                        | d Page Size:<br>erved   | Reserved   | Boot Frequencies<br>(ARM/DDR)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz            | Reserved   | Reserved  |
| Serial-ROM | Reserved   | Reserved   | Reserved   | Reserved  | Reserved   | Boot Frequencies<br>(ARM/DDR)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz            | Reserved   | Reserved  |
| SD/eSD     | '00' - 1<br>TBD  | oration Step   | Bus Width:<br>0 - 1-bit<br>1 - 4-bit   | Port 5<br>00 - c<br>01 - c<br>10 - R<br>11 - R  | elect:<br>SDHC1<br>SDHC2<br>eserved<br>eserved                               | Boot Frequencies<br>(ARM/DDR)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz            | SD1 VOLTAGE SELECTION<br>0 - 3.3V<br>1 - 1.8V  | Reserved  |
| MMC/eMMC   |  | Bus Width:<br>000 - 1-bit<br>001 - 4-bit<br>010 - 8-bit<br>101 - 4-bit DDR (MMC 4-4)<br>110 - 8-bit DDR (MMC 4-4)<br>Ebe - reserved. |  | Port S  | elect:<br>SDHC1<br>SDHC2<br>eserved<br>eserved                               | Boot Frequencies<br>(ARM/DDR)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz            | SD1 VOLTAGE SELECTION<br>0 - 3.3V<br>1 - 1.8V  | Reserved  |
| NAND       | Toggist State, 2 Dates of Fermilla Delay, Food Laborary, 1997 of States (Control Delay, Food Laborary, 1997 of States (Control Delay, Control Control Delay, Control Dela |  |  | ROOT SEARCH_COUNT:<br>00 - 7<br>01 - 7<br>10 - 8<br>11 - 8  |  | Boot Frequencies<br>(ARM/DDR)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz            | Reset Time<br>U*- 12ms<br>1*- 22ms (LBA Nane)  | Reserved  |
|            | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0   |
| TYPE       | BOOT_CFG4[7]   | BOOT_CFG4[6]   | BOOT_CFG4[5]   | BOOT_CFG4[4]  | BOOT_CFG4[3]   | BOOT_CFG4[2]   | BOOT_CFG4[1]   | BOOT_CFG4[0]  |
|            | Infinit-Loop<br>(Debug USE only)<br>0 - Disable<br>1- Enable   | EEPROM Recovery<br>Enable<br>'0' - Disabled<br>'1' - Enabled   | CS selec<br>00 - CSA<br>01 - CSA<br>10 - CSA<br>11 - CSA                         | #2  | SPI Addressing:<br>0 - 2-bytes (16-bit)<br>1 - 3-bytes (24-bit)              |  | Port Select:<br>000 - eCSP)1<br>001 - eCSP)2<br>010 - eCSP)3<br>011 - eCSP)4<br>100 - Reserved<br>101 - Reserved<br>110 - Reserved |   |
| 0x460      | L2_HW_INVALIDATE<br>_DISABLE   | Reserved   | FORCE_COLD_BOOT<br>(Reflected in SBMR2   | BT_FUSE_SEL   | DIR_BT_DIS   | Reserved   | SEC_CONFIG[1]  | Reserved  |
| 0x460      |  |  |  | Reserved (E   | DR3 config options)  |  | •  |   |
| 0x460      | JTAG_SMODE[1:0]  | WDOG_ENABLE<br>'0' - Disabled<br>'1' - Enabled   | SJC_DISABLE  | Reserved  | Reserved   | Reserved   | Reserved   | Reserved  |
| 0x460      | Reserved   | Reserved   | Reserved   | TZASC_ENABLE  | JTAG_HEO   | KTE  | Reserved   | DLL ENABLE<br>0 - Disable DLL for SD/eMI<br>1 - Enable DLL for SD/Emm                           |
| 0x470      | DLL Override:<br>0 - DLL Slave Mode for<br>SD/eMMC<br>1 - DLL Override Mode for<br>SD/eMMC   | Reserved   | SD2 VOLTAGE<br>SELECTION<br>0 - 3.3V<br>1 - 1.8V                                 | Reserved  | Disable SDMMC Manufacture mode 0 - Enable 1 - Disable                        | L1 I-Cache<br>DISABLE  | BT MMU<br>_DISABLE   | Override Pad Settings<br>(using PAD_SETTINGS valu   |
| 0x470      | Reserved for   | eMMC 4.4 - RESET TO<br>PRE-IDLE STATE  | Override HYS bit for<br>SD/MMC pads  | USDHC_PAD_PULL_DOWN<br>0 - no action<br>1 - pull down   | ENABLE_EMMC_22K_PULLUP<br>0 - 47K pullup<br>1 - 22K pullup                   | ADD_DS_SET_GPR1_16<br>0 - Set<br>1 - Don't set                                     | USDHC IOMUX_SION_BIT_ENA<br>0 - Disable<br>1 - Enable  | BLEISDHC IOMUX SRE Enable<br>0 - Disable<br>1 - Enable  |
| 0x470      | USDHC_CMD_OE_PRE_EN<br>(SD/MMC debug)  | LPB BOOT (CC<br>'00"- LPB Diso<br>'01' - 1 GPIO (<br>'10' - Div by 2<br>'11' - Div by 4  | ore / DDR- Bus)<br>ble<br>def freq)  | BT_LPB_POLARITY<br>(GPIO polarity)  | POWER_MNG_CFG (LDO's DCDC's)<br>(Reserved - NOT USED)                        |  |  |   |
| 0x470      | Deemide NAND Paid Settlings Using PAD_SETTIMGS volbed Using PAD_SETTIMGS volbed Delay target for SD/EMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.   |  |  |   |  |  |  |   |

D

В