

NPi i.MX6ULL Core Module Schematic V1.0


Table of Content

Page 1	Table of contents
Page 2	Revision History
Page 3	CPU Power
Page 4	CPU PERI x1
Page 5	CPU PERI x2
Page 6	DDR3L
Page 7	eMMC/NAND FLAH
Page 8	BOOT CFG
Page 9	Stamp Hole Connector
Page 10	FUSE MAP
Page 11	
Page 12	


Revision History

Version	Date	Design	Describe
V0.1	2019-05-30	cancore	Initial Release
V1.0	2019-08-15	cancore	Production Version

Power supply




SD3.0 Power supply




MPU Power


All decoupling capacitors are placed close to the power pin.




Title NPI.LMX6ULL Core Module			
Size A3	Document Number CPU Power		Rev V1.
Date:	Saturday, March 07, 2020	Sheet 3	of 10



ADC Power supply




GPIO




Title		
NPI i.MX6ULL Core Module		
Size	Document Number	Rev
A3	CPU PERI x1	V1.0
Date: Saturday, March 07, 2020		Sheet 4 of 10

NAND/eMMC


Option 1 NAND
Option 2 eMMC



100M MII/RMII ethernet network




Camera-8bit




LCD888-24bit

Resolution up to 1366*768


Pixel clock up to 85MHz



SD3.0




USB



Title		
NPI i.MX6ULL Core Module		
Size	Document Number	Rev
A3	CPU PERI x2	V1.0
Date: Saturday, March 07, 2020		Sheet 5 of 10

512 MB, 16bit




The schematic diagram illustrates the DRAM controller interface. It shows the following components and connections:

- DRAM_SDCLK0_P** and **DRAM_SDCLK0_N**: Connected to a resistor network consisting of **R45** (470R) and **R0201** (1%).
- DRAM_SDQS0_P** and **DRAM_SDQS0_N**: Connected to a signal path that includes capacitors **C87** (2.2pF) and **C88** (2.2pF), and a 6.3V regulator **C0201**.
- DRAM_SDQS1_P** and **DRAM_SDQS1_N**: Connected to a signal path that includes capacitors **C90** (2.2pF) and **C91** (2.2pF), and a 6.3V regulator **C0201**.


The schematic diagram illustrates the DRAM_V1V35 power plane. It features a central node connected to a 6.3V supply (labeled C86, 7uF, C0402) and ground. This central node is also connected to a network of resistors (R46, R47, R0201) and capacitors (C85, C89). The resistors R46 and R47 are 1.5K Ohm resistors with 1% tolerance, and R0201 is a 0.2 Ohm resistor. The capacitors C85 and C89 are 0.1uF capacitors with C0201 package. A red label 'DRAM_VRE' points to the central node.

Title NPI.MX6ULL Core Module		
Size A3	Document Number DDR3L	Rev V1.0
Date: Saturday, March 07, 2020	Sheet 6	of 10

8GB



512MB, 8bit




Title NPI.LMX6ULL Core Module			
Size A3	Document Number eMMC/NAND FLASH		Rev V1.
Date:	Saturday, March 07, 2020	Sheet 7	of 10

Boot configuration

Booting from eMMC: fix R65、R67、R68、R70、R71


Booting from NAND flash: fix R65、R67、R69

	BOOT_MODE1	BOOT_MODE0	BT_CFG1[4]	BT_CFG1[5]	BT_CFG1[6]	BT_CFG1[7]	BT_CFG2[3]	BT_CFG2[6]
USB	0	1	X	X	X	X	X	X
NAND	1	0	1	0	0	1	0	0
eMMC	1	0	0	1	1	0	1	1



Stamp Hole Connector

Export all GPIO, including GPIO led 107, differential clock set,
2 USB high-speed interfaces, 1 POR_B reset pin, 2 power control pins



Title		
NPI IMX6ULL Core Module		
Size	Document Number	Rev
A3	Draw IO	V1.0
Date:	Saturday, March 07, 2020	Sheet 9 of 10

FUSE MAP

	0/1	0/1	0/1	1	0	0	0	0
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved	DDRSMP: "000": Default "001-111"		
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDMC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable "1" - No power cycle "0" - Disabled via USDMC_ACS pin (USDMCCT & 4 only)	SD Loopback Clock Source Selects SDR50 and SDR104 only "1" - direct	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge (Disable: 0 - Boot Ask Enabled 1 - Boot Ask Disabled)	SD Power Cycle Enable "1" - No power cycle "0" - Disabled via USDMC_ACS pin (USDMCCT & 4 only)	SD Loopback Clock Source Selects SDR50 and SDR104 only "1" - direct
NAND	1	BT_TOGGLEMODE	Pages in Block: 00 - 32B 01 - 64 10 - 32 11 - 256		Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved		Nand_Rom_address_Bytes: 00 - 2 01 - 3 10 - 4 11 - 5	

	0	0	0	0	1	0	0	0
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	USPIO: Host Speed Phase Selection 1 - select sampling at non-inverted clock 2 - select sampling at inverted clock	ADCLK: Host Speed Delay selection 0 - no clock delay 1 - two clock delay	USPIO: Fast Speed Phase Selection 1 - select sampling at non-inverted clock 2 - select sampling at inverted clock	USPIO: Fast Speed Delay selection 0 - no clock delay 1 - four clock delay	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Memory Scheme: 00 - A/D16 01 - A+D8 10 - A+D4 11 - Reserved		OneWord Page Size: 00 - 2KB 01 - 2KB 10 - 4KB 11 - Reserved		Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step "00" - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit		Post-Boot: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD2 VOLTAGE SELECTION "0" - 3.3V "1" - 1.8V	Reserved
MMC/eMMC	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit SDIO (MMC 4.4) 110 - 8-bit SDIO (MMC 4.4) 111 - reserved				Post-Boot: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD2 VOLTAGE SELECTION "0" - 3.3V "1" - 1.8V	Reserved
NAND	Toggle Mode SDR50 Preamble Delay, Read Latency: 1001 - 16 SDR50 cycles 1002 - 1 SDR50 cycles 1003 - 3 SDR50 cycles 1011 - 3 SDR50 cycles 1012 - 4 SDR50 cycles 1013 - 5 SDR50 cycles 1101 - 6 SDR50 cycles 1111 - 7 SDR50 cycles				BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Boot Time "0" - 1ms "1" - 20ms (LBA NAND)	Reserved

	0	0	0	0	0	0	0	0
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infini-Loop (Debug Use only) 0 - Disable 1 - Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3 011 - eCSP4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved	
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBRM2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAM Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET to PRE-IDLE STATE	Override HYS bit for SD/eMMC pads	USDMC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GRP1_16 0 - Set 1 - Don't set	USDMC_IOMUX_SION_BIT_ENABLE/SDHC_IOMUX_SRE Enable 0 - Disable 1 - Enable	SDHC_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USDMC_CMD_OE_PRE_EN (SD/eMMC debug)	LPB_BOOT (Core / DDR Bus) "00" - LPB Disable "01" - 1 GHz (def freq) "10" - Div by 2 "11" - Div by 4		BT_LPB_POLARITY (GPIO polarity)	POWER_MNG_CFG (LDO's CDC's) (Reserved - NOT USED)			
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						