
UNIT- IV

Junction Field Effect

Transista

FET: field effect transistos: FET is a voltage controlled device, i.e., it's output characteristics are controlled by applied input voltage.

-> Current flow in FET is due to only one type of carrier, i.e., either holes (or) electrons, hence it is called a uni-polar device.



Construction of n-channel JFET:

Step1: Initially n-type semiconductor box is considered to construct n-channel JFET.

Step2: Heavily doped two p-type semiconductors are diffused on opposite sides of n-type semiconductor.


step3: As a result two pn-junctions are formed. The stegion blw there two pn-junctions is called as "channel"

Steps: As channel is in n-type semiconductor, the resultant is known as n-channel JFET.

steps: Ohmic Contacts are made at the ends of a) n-type semiconductor & b) P-type semiconductor.

steps: Ohmic contacts made at n-type semiconductor are called as source & drain.

* Ohmic contacts of two P-type semiconductor are internally connected and resultant is called as gate.



Construction of P-channel JFET:

Step 1: Initially p-type Semiconductor bar is considered to construct p-channel JFET.

Step2: Heavily doped in type sc are different on opposite sides of P-type semiconductor

6699999999999

66660


step3: As a result two pn-junctions are formed. The region blw there two pn-junctions is called channel"

Step4: As channel is in p-type sc. the smultant is known as p-channel JFET

Steps: Ohmic contacts are made at the ends of O p-type sc @ n-type sc

Step6: Ohmic contacts made at p-type sc are known as source and shain.

* chimic contacts of two n-type sc are internally connected and resultant is called as gate.




Principle of operation of n-channel JEET?

The JEET the pn-junction blu gate & source is always kept in service biased conditions. Nos is applied in such a way that majority carriers flow from source to drain.

Case(1): Vos =0. with applied Vos.

-> By connecting gate directly to source terminal, Vois = 0



-> Initially with Vas=0, projunctions


are formed and due to diffusion

+ vos
- depletion layou are also formed

around pri-junctions.

with applied VDs, majority charge carriers i.e es start flowing from source to drain and produces drain Current To in opposite direction to the flow of es. with Voseo maximum ID is produced.

case (2): VGIS > O, with applied VOS.



→ When (-ve) wo Hage Vois is increased then width of depletion regions increase and it will penetrate more toward the drain terminal.

increase, width of the depletion reg increase, width of the channel decreases. If width of the channel decreases then the not of es flowing from source to drain decreases and hence the drain current ID decreases.

Cut-off woltage or It we keep on increasing the revoux woltage Vors then there will be a stage, at which width of the depletion region is equal to width of channel.


At this stage no es can move from source to drain as a result drain current is sero.

→ The reverse voHage Vors at which ID=0 is said to be "cut-off vo Hage".

rinciple of operation of P-channel JFET

> In JEET the Pn-junction blw gate & source is always lept in gevere biased condition.

> VDS is applied in such a way that majority carriers should flow from source to drain.




→ with applied VDS, majority change caronious i.e., holes start flowing from rownce to drain and produces drain current.

→ ID is in the same direction to the flow of holes.

→ with Voys=0, maximum ID is produced.

case(2): Vors > 0 with applied vos



Then (ve) voltage VGs is increased. Then width of the depletion degions increases and it will penetrate mole towards drain terminal.

-> As width of the depletion region inveases, with of the channel decreases

To decreases

Drain characteristics (or) Volt-ampere Characteristics of

N-Channel JFET:

Pinch-off voltage Curve

(hnt) Region Sacturation Region

VG1S = -2V

VG1S = -2V

VG1S = -3V

VG1S

> Vp for Vous-0.

-> Graphical orelation blu drain current ID and VDS for various VDS Values represents "drain characteristics:

Carse (1): With Vas & Vos at zero

-> Where Vors=0 & Vos=0, no drain current flows.

Case (2): Self pinch off at no bias (Vois=0), Vps>0

Small amount of

Small amount of

Then Vois=0 and when Nos is applied, then

In i.e. drain current starts flowing.

-> with increase in VDS, ID increases linearly.

- -> At some value of VDS. the drain current ID can't be inacased further.
- -> Any additional increase in VDs has no effect on drain current ID.
- The voHage VDs at which the current ID reaches its constant spalue is called pinch-off voHage "Vp.

(are(3): with applied Vos & Vos

Then Vois is applied blw gate & source, then width of the width of the depletion region increases and width of the Channel decreases.


- As a result drain current ID decreases i.e.
 Pinch-off bottoge is neached at lower ID than
 Then Vois = 0.
- -> For mole negative values of Vois, the pinch off Vo Hage is reached at lesser values of ID.

Ohmic Region: The region in which drain wment ID increases linearly w-r-t VDs is called as "Ohmic Region in which drain current II saturation Region: The region in which drain current II doern't vary w-r-t VDs is ine; ID is constant is called "saturation Region".

Breakdown Region: If we further increase Vos, then voltage across the channel of increases and cause the breakage of gate-channel junction due to avalanche of the this point drain current increases rapidly, and device is said to be damaged and device is said to be damaged.

The region in which ID increases rapidly due to break-down of gate-channel is called as breakdown region."

Cut-off Region: The region under the Off curve at highest negative Value workage Voss is called i'cut-off Region". [When Voss = -Vp then ID=0]



Fransper characteristics of n-channel JFET The graphical relation blw drain current ID and Vos at constant vos represents the "transfer Characteristics " of n-channel JFET. -> From graph it can be observed Toss that, To is max at Vois=0. And it is represented with Ioss. -> At VGs=-VP, ID=0. ID & Vas has a non-linear - Vois Vois = - VP 0 relationship, this relationship is called as "Shockley's" egn. i.e., ID = IDss [1 - Vos] => [1- Virs] = ID Toss 1- Vos = To IDS. Vors- VP 1- To

Comparison between JEET & BJT

JEET

- > 9+ is a unipolar device
- -> 9+ is a voltage controlled device
- → The ip resistance is very high as Vos is reverse biased
- → 94 has a (ve) temperature coefficient i.e., current decreases if temperature increases
- FETs occupy less
 silicon space hence easier
 to fabricole ve small invise
- -> hers noisy than BJT
- → FETS are Costolier than


BJT

- -> 9+ is a bipolar device
- -> 9+ is a current controlled device.
 - → "ip resistance is low as

 Je junction is forward brased
 - → 2+ has (+ve) temperature coefficient i e current inacars if temperature increases.
 - → BJT require more silion space i.e large in Size.
- -> Noiser than Fft
- -> BITA are chaper

FET as a voltage Variable Resistors

het us Consider drain characteristics of FET



→ 9+ can be dosenved that the region before

Pinch-off voltage curve drain characteristics are

Pinch-off voltage curve drain characteristics are

Versitance is controlled by Vors.

Ilnear. In this region drain to source region, FET is

→ Hence in this ohmic (or) linear region, FET is

Used as voltage-controlled revistor (or) voltage

Variable resistor (VVR)(or) voltage-dependent-revistor

(VDR).


 \rightarrow In JFET drainto source conductance is given by $g_{ij} = \frac{T_D}{V_{De}} \rightarrow D$

for small value of VDS. Of can be written as $\frac{3}{4} = \frac{3}{4} = \frac{3}{4} = \frac{1 - \frac{V_{OS}}{VP}}{1 - \frac{V_{OS}}{VP}}$


Ido= drain conductance at Vos=0.

MOSFET : Metal oxide Semiconductor field effect transister. -> mosfets are of small in size and hence can be used to design high density VLSI circuits. > mosfet has no projunction estructure; instead, the gate of MOSFET is insulated from channel channel by sion layer. -> Because of insulated gate, mosfets are also called IGFETS. MOSFET n-channel P-channel MOSFET MOSFET Depletion enhancement Depletion n-channel enhancement P-channel MOSFET n-channel MOSFET MOSFET (Depletion) Construction, operation, characteristics of D-mosfet Let us Coorder n-channel DMOSFET. Construction: S102 substrate Substrate

- > To construct n-channel DMOSFET, initially p-type sc substrate is considered.
- -> Two highly doped n-type sc are different into P-sub -strate.
- In DMOSFET. Channel is in-built blw diffused, n-type sc, and is called on n-channel.
- -> Metal contacts are made wiret, N-type sc, P-type sc and sion layer.
- -> escure of drain terminals are extracted from N-type Sc through metal contact.
- -> gate terminal is extracted from sion layer through
- -> substrate is extracted from p-type sc . through metal
- 3 5102 à an insulating layer:
- -> go source of drain terminals are in contact with channel via n-typesc but not gate terminal.
- Operation: case(1): Vas=0 with applied VDS -> When Vois=0 with applied Vos, then es move from source to drain and result the drain current in opposite direction.




-> Vas a maintained sero by shorting On &s terminals




> When gate terminal is provided with negative sortage, then this (-ve) voltage tend to pressure electrons towards p-type substrate.

- > This (-ve) gate wo Hage initiates the secombination of es and holes
- → If this (eve) gate voltage is increased, then the no: of secombinations of each holes increases, as a result no: of free es in the channel decreases.
- → As the no: of free es in channel is decreased, drain current To will also decreases.




Case (3): with applied + VGIS & VOS-



with Ave) workage, then drain current ID increases rapidly.

-> (tre) wortage at gate terminal enhanced the DD

Value than, the ID at Vois = D, the region on (tve) Vois of characteristics is said to be "enhancement region".



-> metal contact made with nitypesc are called ass source of deain terminals.

-> Metal contact mode w.r.t ptype sc is known as substrate

-> metal contact mode word sion is called as gate terminal


* But the channel blw two n-regions is absent in enhancement type mosfet.

operation of characteristics

Case (1): with Vors=0 & with applied VDs


-> Pradically then VDS is applied with Vors=0, Zero current blows

case(2): with applied (+ve) Vois & VDS.



- -> When Vors is applied in (+ve) direction, the Concentration of es near 5102 surface increases.
- -> At a parlicular value of Vois, there is a measurable current flow blw drain province. This value of Vois is called "Threshold weltage (VT)".
- Hen it induces a channel. And hence drain current of flows
- > For any vortage below threshold vortage, there is no channel.
- -> Since channel doesn't exist with Vors=0V and "enhanced" by the application of positive Vors, this type of mosfet is called an "enhancement type mosfet"

(ase(3): transfer characteristics




→ As Vors increases in (4ve)

direction, ID increases rapidly

i-e i+ increases non linearly

→ for Vors>VT.

when parameter conduction parameter



MOSFET As a capacital?

→ An Mas capacitos is made of a semiconductor body (or) substrate, an insulator and a metal electrode.




fig: mosfet as capacitor

→ The metal acts as one plate of the capacitor, substrate (P-type Gr) N-type Sc) acts as another plate of capacitor, SiO2 layer acts as an insulator (Gr) dielectric material.


> Mos capacitos operates w.r.t "flat-bard-voltage"

-> The voltage at which there is no charge on capacità plates, and hence no electric field across sioz layer is said to be "flat band voltage."

-> The capacitance of mos capacitor depends on gate voltage.

Case(1): An applied (+ve) gate voltage mile than flat-band.

voltage (Vgb > Vfb). Induces (+ve) charge on metal and (-ve) charge on substrate.




→ As negative charge accumulate at the surface, this is known as "surface accumulation"


(Vgb = Vfb) induces negative charge on metal and positive charge on substrate.

metal solo of solo solo solo sabatrate

> (+Ve) charge on substrate is due to the movement of negative electrons away from substrate suface, this is known as "surface depletion".

-> capacitance - voltage characteristics of mos capacitor are shown below





-> flat-band voltage seperates accumulation region & deplation region -> threshold voltage seperates inversion region & deplation region.

Problems:

The JET has parameter Toss = 10 mA, Vp = -5 v, find the value of gate to source wollage for drain current To = 6.4 mA.

EDI: Given

Ioss=10mA, Vp=-5V, ID=6.4MA K=0.4x103A/V2

VGS=?

WET.

2) Given the constant K=

0.4 × 10 A V 2 of EmosfET

and ID (ON) = 3 mA with

Vois (ON) = 4 V, determine

the threshold woltage VT.

\$0: Given

K = 0.4 × 10 3 A/V2

10 (ON) = 3 MA

V45(ON) = 4 V

EDC ASSIGNMENT - 4

SAQ:

- O How FET acts as voltage variable resistor?
- O What is pinch of voltage for a JEET?
- (3) Draw the symbol of p-channel JEET of NPN BJT.
- The pinch off region on curve.
- (5) Why we call FET as voltage controlled device?

LAQ:

- (B) Explain in detail Construction of principle of operation of
- (Explain the wolking of N-channel E-mosfET.
- 8 Explain V-I characteristis of JEET.
- 9 Explain drain characteristics of depletion mosfet
- (1) Compare BJT & FET.
- (1) A FET follows relation $T_D = T_{DSS} \left[1 \frac{V_{OS}}{V_p} \right]^2$. What is the value of T_D for $V_{OS} = -1.5 v$ if T_{OSS} and V_D are given as 8.4 ma / 3 -3 v.
- (12) Explain in detail about surface accumulation of surface depletion wiret mosf & T.