



## SPIKING NEURAL NETWORKS

### OBERSEMINAR INFORMATIONSTECHNIK

**eingereicht von:** Wu, Binyi

**Matrikel-Nr.:** 4571474

**Studiengang:** Electrotechnik

**Betreuer:** Dipl.-Ing. Jörg Schreiter

**Abgabedatum:** 21.03.2017

$$\Delta w = \begin{cases} (1-w) \times \frac{\partial}{\partial t}(e^{\frac{t}{\tau}})|_{t=0} \times \alpha, & \Delta t > 0 \\ (-w) \times \frac{\partial}{\partial t}(e^{\frac{t}{\tau}})|_{t=0} \times \alpha, & \Delta t < 0 \end{cases}$$

$$\Delta w = \begin{cases} (1-w) \times \frac{\alpha}{\tau}, & \Delta t > 0 \\ (-w) \times \frac{\alpha}{\tau}, & \Delta t < 0 \end{cases}$$

After the modification, the synaptic weight is summarized by following equations:

$$W = \begin{cases} w + (1 - w) \times \frac{\alpha}{\tau}, & \Delta t > 0 \\ w + (-w) \times \frac{\alpha}{\tau}, & \Delta t < 0 \end{cases}$$

### 2.1.2 Short-Term Plasticity

The short-term plasticity produces dynamic modulation of the synaptic weight by the pre-spike. In my model, the synaptic weight is always decreased  $\Delta w'$  when every pre-spike comes and after a while the synaptic weight will restore. We also call short-term-plasticity a short-term-memory.

$$\Delta w' = (-w) \times \frac{\alpha}{3\tau}$$

### 2.1.3 Postsynaptic Current

In my work, I set the the postsynaptic current, which injected into the neuron, equal to the synaptic weight.

$$I_{inje} = W$$

### 2.1.4 Architecture of adaptive Synapse (VHDL)


Process:long-term-plasticity-Increment produces a positive signal “LT\_weight\_inc”.

Process:long-term-plasticity-Decrement produces a negative signal “LT\_weight\_dec”.

Process:short-term-plasticity-Decrement produces a negative signal “LT\_weight\_dec”.

These three signal will be send to the process:weight , and then the variable “weight” will be renewed. In addition to this, the signal “weight” will also feedback to these three processes.

Process:injection-current will produce signal “inje\_current” according to “weight” when a pre-spike comes.



### 2.1.5 Simulation

weight = 0.5 (Initial value)


LT\_weight\_inc : Increment of weight in long-term plasticity

LT\_weight\_dec : Decrement of weight in long-term plasticity

ST\_weight\_dec : Decrement of weight in short-term plasticity

Inje\_current : Current injected into neuron

When the pre-spike is arrived before post-spike within  $\Delta t$ , the “weight” will increase. When the pre-spike is arrived after post-spike within  $\Delta t$ , the “weight” will decrease. When pre-spike comes, “weight” will decrease and after a while will restore. From the waveform you can see that.



## 2.2 Neuron

In my work, a neuron has a simple address decoder, two adaptive synapses, and a spike generator. Fig.2 shows the structure of the neuron. This structure is based on the LIF (Leaky Integrate and Fire) neuron [2] (Fig. 3), which is proposed by Runchun M.Wang, Tara J. Hamilton, Jonathan C. Tapson and André van Schaik.




Fig.2 Structure of neuron




Fig. 3 Circuit diagram of the LIF neuron

### 2.2.1 Address Decoder

All the pre-spike signal will be put on the pre-spike-bus. Every clock address decoder will obtain the address signal from the pre-spike-bus, then execute the AND operation with his own address to get whether its pre-spike exists on the pre-spike-bus.

### 2.2.2 Synapse (Adaptive Synapse)

The synapse showed in the preceding figures is the adaptive synapse detailed in section 2.1. Different synapses have different address (a unique address). When the pre-spike comes, the address decoder will decode the address and send pre-spike to

address\_out : the output address (post-spike)

voltage\_mem: the voltage of the capacitor  $V_{mem}$


## 2.3 Spiking Neuron Network

In my work, I realize a neuron network with only 3 neurons. It is easier to identify and analyze the status of neurons. In addition to neurons, there is a simple address encoder.

### 2.3.1 Address Encoder


The address encoder in my neuron network is very simple. All the post-spikes will be send to the address encoder, then address encoder will execute OR operation with all the post-spike signals and send out to the pre-spike-bus.

### 2.3.2 Structure of Neuron Network



### 2.3.3 Architecture of neuron network (VHDL)

The neurons are the instance of the previous section 2.2. All the neurons get input signal (pre-spike and input address) from the BUS and send output signal (post-spike and output address) to the process:address\_encoder. process:address\_encoder will synthesize a new signal and send on the BUS.




### 2.3.4 Simulation

The green line represents the first neuron.

The yellow line represents the second neuron

The blue line represents the third neuron



## 3. Reference

- [1] Indiveri, G., Chicca, E., and Douglas, R. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. *IEEE Trans. Neural Netw.* 17, 211–221.
- [2] Runchun M.Wang, Tara J. Hamilton, Jonathan C. Tapson and André van Schaik. 2014. “A mixed-signal implementation of a polychronous spiking neural network with delay adaptation”. *Frontiers in Neuroscience*. doi: 10.3389/fnins.2014.00051