ARM assembly language reference card

ARM assembly language reference card								
	_	reg, arg	copy argument ($S = \text{set } f$	lags) Bcd	imn	n_{12}	branch to imm_{12} words away	
	_	reg, arg	copy bitwise NOT of argu	•	imn		copy PC to LR, then branch	
		reg, reg, arg	bitwise AND	BXcd	reg		copy reg to PC	
		reg, reg, arg	bitwise OR	SWIC			software interrupt	
		reg, reg, arg	bitwise exclusive-OR	LDRc		, mem	loads word/byte from memory	
	_	reg, reg_a, arg_b	bitwise reg_a AND (NOT		U	, mem	stores word/byte to memory	
		reg, reg, arg	add	LDMc		!, mreg	loads into multiple registers	
		reg, reg, arg	subtract	STMC	U	., mreg	stores multiple registers	
		reg, reg, arg	subtract reversed argumen		0	$_d$, reg_m , [reg_n]	copies reg_m to memory at reg_n ,	
		reg, reg, arg	add with carry flag			a, regm, regn	old value at address reg_n to reg_d	
		reg, reg, arg	subtract with carry flag	- 1	- P:	20.		
		reg, reg, arg	reverse subtract with carr	v flag	B=P	, 10		
		reg, arg	update flags based on sub			1		
		reg, arg	update flags based on add			/		
		reg, arg	update flags based on bity			<i>'</i>		
	_	reg, arg	update flags based on bity		ve-OR			
	MUL cd S reg_a , reg_a , reg_b multiply reg_a and reg_b , places lower 32 bits into reg_d							
MLAcdS reg_d , reg_b , reg_c places lower 37 bits of reg_a $\cdot eg_b + reg_c$ into reg_d								
UMULL cdS reg_{ℓ} , reg_{a} , reg_{b} multiply reg and reg_{b} , place 64-bit unsigned result into $\{reg_{u}, reg_{\ell}\}$								
	UMLAL cdS reg_ℓ , reg_u , reg_b place unsigned reg_a reg_b into $\{reg_u, reg_\ell\}$ into $\{reg_u, reg_\ell\}$							
	SMULL cdS reg_{ℓ} , reg_{u} , reg_{a} , reg_{b} multiply reg_{u} and reg_{b} , place 64-bit signed result into $\{reg_{u}, reg_{\ell}\}$							
SMLAL cd S reg_ℓ , reg_a , reg_b place $signed$ reg_a \cdot reg_b + $\{reg_u$, $reg_\ell\}$ into $\{reg_u$, $reg_\ell\}$								
		00, 00,		. 00	(0 0	c) (0 a · 0 c	- 9	
reg: register arg: right-hand argument								
	R0 to R15		ding to number	$\#imm_{8^*}$		e (rotated into 8 b	oits)	
	SP	register 13		reg	register	• (10 11110 0 0		
	LR	register 14		reg, shift	•	hifted by distance		
	PC register 15							
\underline{m}					mem: memory address			
um: update mode				[reg , $\#\pm imm_{12}$] reg offset by constant				
IA increment, starting from reg				0. 0	[reg , $\pm reg$]			
	IB increment, starting from $reg + 4$			0		reg_a offset by shifted variable reg_b^{\dagger}		
DA decrement, starting from reg					update reg by constant, then access memory			
DB decrement, starting from $reg - 4$							update reg by variable bytes, access memory	
cd: condition code				[reg , $\pm reg$, $shift$]! update reg by shifted variable [†] , access memory				
AL or omitted always				[reg], $\#\pm imm_{12}$ access address reg , then update reg by offset				
	EQ	equal (zero	n)	[reg], $\pm reg$	_		reg, then update reg by variable	
	NE	nonequal ($[reg], \pm reg$	eg, shift	and the second s	reg, update reg by shifted variable [†]	
	CS	_	same as HS)			'shift distance	must be by constant	
	CC	· · · · · · · · · · · · · · · · · · ·	(same as LO)	shift: shift	register va	ılue		
	ΜI	minus	(**************************************	LSL #imm		eft 0 to 31		
	PL	positive or	zero	LSR #imm	0	l shift right 1 to 3	2	
	VS	overflow s		ASR #imm		netic shift right 1 t		
	VC	overflow c		ROR #imm	-	right 1 to 31		
	HS	s unsigned higher or same		RRX				
	LO			LSL reg				
	HI	unsigned h		LSR reg		l shift right by reg	gister	
	unsigned lower or same		ASR reg arithmetic shift right by register					
	GE	_	ater than or equal	ROR reg		right by register	-	
	LT	signed less	_	O	ık	0,000		
	CIT.	signed gra			N,	~// asw.		

signed greater than

signed less than or equal

GT

 $_{
m LE}$