0.2.1	Quick PFPO	DFP to HFP	Conversion	Test	(GitHub Issue	e #407)	13 Dec 2022 00:35:52 Page 1
ОВЈ	ECT CODE	ADDR1	ADDR2	STMT			
				3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	* ********* * This test * from Exte * (Hexadeci * bug descr * not do ar * PFPO inst * * Note that * conversion * been fixe * length value * anything)	PFF *********** converts the number dended DFP (Decimal mal Floating-Point ribed in GitHub Iss nything else. It do cruction. cthe accompanying on scenarios: the fed, and the second alues also still wo	**************************************
				22	*		e PSWs **********************************
		00000000 00000000	0000075F	25 26			Use absolute addressing
800000	90 90	0000000	000001A0	28 29 30 31 32	ORG DC DC DC DC	PFPO+X'1A0' XL4'00000001' XL4'80000000' XL4'00000000' A(BEGIN)	z/Arch Restart new PSW
800000	90 90	000001B0	00001D0	34 35 36 37 38	ORG DC DC DC DC	PFPO+X'1D0' XL4'00020001' XL4'80000000' XL4'00000000' XL4'0000DEAD'	z/Arch Program new PSW
	0000000 800000 000000 800000 000000 800000 800000	OBJECT CODE 00000001 80000000 00000000 00000000 00000000	OBJECT CODE ADDR1 00000000 00000000 00000000 00000000 0000	OBJECT CODE ADDR1 ADDR2 OBJECT CODE ADDR1 ADDR2 O0000000 0000000 00000000 00000000 000000	OBJECT CODE ADDR1 ADDR2 STMT 2 3 4 4 5 6 7 7 8 8 9 10 11 11 12 13 14 15 16 17 18 19 00000001 00000000 000001A0 28 00000000 000001B0 000001D0 34 000020001 80000000 000001B0 000001D0 34 000020001 80000000 36 00000000 36	OBJECT CODE ADDR1 ADDR2 STMT 2 ***********************************	2 ************************************

ASMA Ver.	0.2.1	Quick PFPO	DFP to HFP	Conversion	Test	(GitHub	Issue	#407)	13 Dec 2022 00:35:52 Page	2
LOC	ОВЈЕ	CT CODE	ADDR1	ADDR2	STMT					
					40	******	*****	*****	**********	
					41	*		В	EGIN	
					42	*****	*****	******	***********	
000001E0			000001E0	00000200	44		ORG	PFPO+X'200'	Test code entry point	
00000200					45	BEGIN	DS	0H	, '	
00000200	EB00 02	290 002F		00000290	47		LCTLG	CR0,CR0,CTL0	Enable AFP-register-control bit	
00000206	B38C 00			00000340	48		EFPC	RØ	R0 <== FPC	
0000020A	5000 02	ZAO		000002A0	49		ST	R0,SAVEDFPC	Save FPC	
					51	* Load	l the t	est values	• • • • • •	
0000020E	E340 06	500 0004		00000600	53		LG	R4,DFPIN F4	R4 = first 64-bits	
00000214	E360 06	08 0004		00000608	54		LG	R6,DFPIN_F6	R6 = second 64-bits	
0000021A	B3C1 00)44			56		LDGR	FR4,R4	Move to floating point register	
0000021E	B3C1 00				57			FR6,R6	Move to floating point register	
					59	* Do t	he tes	t (i.e. perform the conversion)	
00000000	5300 03			0000000				·		
00000222 00000228		198 0004 BCD ABCD		00000298	61 62		LG IILF	R0,PFPO_R0 R1.X'ABCDABCD'	Extended DFP ==> Long HFP Unlikely Return Code Register value	
				0000000						
0000022E 00000232	41F0 00 89F0 00			00000003 0000001C	64 65		LA SLL	R15,3 R15,32-4	<pre>(set CC3) (shift into proper position)</pre>	
00000236	04F0				66		SPM	R15	(set Condition Code 3 in PSW)	
00000238	010A				68		PFPO	•	Do it!	
0000023A	A714 00	25		00000284	69		JC	B'0001',BADCC	CC=3?! Impossible!! FAIL!!	
0000023E	1211				71		LTR	R1,R1	Check Return Code Register value	
00000240	4770 02	288		00000288	72		BNZ	BADGR1	Not zero? FAIL!	
					74	* Save	the r	esults		
00000044	D26D 06				7.0					
00000244 00000248	B3CD 00 E300 07	100 110 0024		00000710	76 77			R0,FR0 R0,HFPOUT	Save actual results (R0 <== FR0) Save actual results (R0> save)	
						4 Cl		•		
					79	↑ Chec	κ the	results	••	
0000024E		700 0004		00000700	81		LG	R1,HFPOUTOK	R1 <== Expected	
00000254 00000258	B920 00 4770 02			00000280	82 83		CGR BNE	R0,R1 FAIL	Actual = Expected? No?! FAIL!	
30000233				22222						


ASMA Ver.	0.2.1 Quick PFPO D	FP to HFP	Conversion	Test	(GitHub]	Issue	#407)		13 Dec 2022 00:35:52 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				108	*		Workin	g storage	********	
0000028C	07000700			111		CNOP	0,16 (alignm	ent solely for	storage readability)	
00000290 00000298 000002A0	00000000 00040000 00000000 01010A00 00000000 00000000			114	CTL0 PFPO_R0 SAVEDFPC		0D'0',XL8'0000 XL4'00000000', F'0',F'0',D'0'		CRO AFP-register-control bit	
000002B0		000002B0	00000600	117		ORG	PFPO+X'600'	INPUT @ X'6	00'	
00000600 00000608	39FFD2B3 2D873E6E A9DAAD5A BE6B6404				DFPIN_F4 DFPIN_F6		0D'0',XL8'39FF 0D'0',XL8'A9DA	D2B32D873E6E' AD5ABE6B6404'	<pre>(original input) (original input)</pre>	
00000610		00000610	00000700	122		ORG	PFPO+X'700'	EXPECTED OU	TPUT @ X'700'	
00000700 00000708	416487ED 5110B461 00000000 00000000			124 125	HFPOUTOK	DC DC	0D'0',XL8'4164 D'0'	87ED5110B461'	(expected output)	
00000710		00000710	00000710	127		ORG	PFPO+X'710'	ACTUAL OUTP	UT @ X'710'	
00000710 00000718	00000000 00000000 00000000 00000000			129 130	HFPOUT	DC DC	0D'0',XL8'00' D'0'	(actual out _l	put)	
00000720 00000720 00000724 00000728 0000072C	00020001 80000000 00000000 00000000			132 133 134 135 136	GOODPSW	DC DC DC DC	0D'0' XL4'00020001' XL4'80000000' XL4'00000000'	Failure PSW Failure PSW Failure PSW Failure PSW Failure PSW		
00000730 00000730 00000734 00000738	00020001 80000000 00000000			138 139 140 141	FAILPSW	DC DC DC	0D'0' XL4'00020001' XL4'80000000' XL4'00000000'	Failure PSW Failure PSW Failure PSW Failure PSW		
0000073C				142	DADDCDCLL	DC	XL4'00000BAD'	Failure PSW	(general test failure)	
00000740 00000740 00000744 00000748 0000074C	00020001 80000000 00000000 0000BAD1			144 145 146 147 148	BADRCPSW	DC DC DC DC	0D'0' XL4'00020001' XL4'80000000' XL4'0000BAD1'	Failure PSW Failure PSW Failure PSW Failure PSW Failure PSW	(bad GR1 Return Code value)	
00000750 00000750 00000754 00000758 0000075C	00020001 80000000 00000000 000BADCC			150 151 152 153 154	BADCCPSW	DC DC DC DC DC	0D'0' XL4'00020001' XL4'80000000' XL4'00000000' XL4'000BADCC'	Failure PSW Failure PSW Failure PSW Failure PSW Failure PSW	(bad Condition Code)	
30000730				10 ⁻⁷		J.C	AZ I GOODAGE	. alla. c 15W	(555 - 551101 - 5500)	

LOC	OBJECT CODE	ADDR1 00000000 00000001 00000002 00000004 00000005 00000005 00000007 00000008 00000000	ADDR2 0000001 0000001 0000001 0000001 000000	156 157 158 159 160 161 162	R1 R2 R3 R4 R5 R6	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0 1 2 3	General Purpose Registers
		00000001 00000002 00000004 00000005 00000006 00000007 00000008 00000009	0000001 00000001 00000001 00000001 000000	157 158 159 160 161 162 163	R1 R2 R3 R4 R5 R6	EQU	1	General Purpose Registers
		00000002 00000003 00000004 00000005 00000006 00000007 00000008 000000009	0000001 00000001 00000001 00000001 000000	158 159 160 161 162 163	R2 R3 R4 R5 R6	EQU EQU EQU EQU	1 2 3	
		00000003 00000004 00000005 00000006 00000007 00000008 000000000000	00000001 00000001 00000001 00000001 000000	159 160 161 162 163	R3 R4 R5 R6	EQU EQU EQU	3	
		00000004 00000005 00000006 00000007 00000008 000000009	0000001 00000001 00000001 00000001	160 161 162 163	R4 R5 R6	EQU EQU	5	
		00000005 000000007 00000008 00000009 0000000A	00000001 00000001 00000001 00000001	161 162 163	R5 R6	EOU	1	
		00000006 00000007 00000008 00000009 0000000A	00000001 00000001 00000001	162 163	R6		5	
		00000007 00000008 00000009 0000000A	00000001 00000001	163		EÕÜ	6	
		00000008 00000009 0000000A	00000001		K/	EQU	7	
		A000000A	00000001	104	R8	EQU	8	
				165		EQU	9	
		חממממממם	00000001		R10	EQU	10	
		0000000B	00000001		R11	EQU	11	
		0000000C	00000001		R12	EQU	12	
		0000000D 0000000E	00000001 00000001		R13 R14	EQU	13 14	
		0000000E	00000001		R14 R15	EQU EQU	14 15	
		0000001	00000001	172	KIJ	LQU	13	
		00000000	00000001		FR0	EQU	0	Floating-Point Registers
		00000001	00000001		FR1	EQU	1	8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
		00000002	00000001		FR2	EQU	2	
		00000003	00000001		FR3	EQU	3	
		00000004	00000001		FR4	EQU	4	
		00000005	00000001		FR5	EQU	5	
		0000006	00000001		FR6	EQU	6	
		00000007	00000001		FR7	EQU	/	
		00000008 00000009	00000001		FR8	EQU EQU EQU EQU EQU EQU EQU EQU EQU	8 9	
		00000009 0000000A	00000001 00000001		FR9 FR10	EQU	10	
		0000000A	00000001		FR11	FOLI	10 11	
		0000000B	00000001		FR12	EQU	12	
		0000000D	00000001		FR13	EQU	13	
		0000000E	00000001		FR14	EQU	14	
		0000000F	00000001		FR15	EQU	15	
		00000000	00000001	190	CR0	EQU	0	Control Registers
		00000001	00000001		CR1	EQU	1	
		00000002	00000001		CR2	EQU	2	
		00000003	00000001		CR3	FQU	3	
		00000004 00000005	00000001 00000001		CR4	EQU EQU EQU EQU EQU EQU EQU EQU	4 5	
		00000006	00000001		CR5 CR6	EU∏	5 6	
		00000007	00000001		CR7	FOII	7	
		00000007	00000001		CR8	EOU	8	
		00000009	00000001		CR9	EQU	9	
		0000000A	00000001		CR10	EQU	10	
		0000000B	00000001		CR11	EQU	11	
		000000C	00000001		CR12	EQU	12	
		000000D	00000001		CR13	EQU	13	
		0000000E	00000001		CR14	EQU	14	
		0000000F	00000001	205	CR15	EQU	15	
				207		END		

					_	• 			ue #4	,			2 00:35:52	 6
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCES	5							
ADCC	I	000284	4	104	69	97								
ADCCPSW	D	000750	8	150	104									
ADGR1	I	000288	4	105	72	100								
ADRCPSW	D	000740	8	144	105									
EGIN	H	000740	2	45	32									
		000200	1	190	47									
CR0	U				47									
CR1	U	000001	1	191										
CR10	U	A00000	1	200										
CR11	U	00000B	1	201										
CR12	U	00000C	1	202										
CR13	U	0000D	1	203										
CR14	U	00000E	1	204										
R15	Ū	00000F	1	205										
CR2	Ü	000002	1	192										
CR3	Ü	000002	1	193										
CR4	U	000004	1	194										
CR5	U	000005	1	195										
CR6	U	000006	1	196										
CR7	U	000007	1	197										
CR8	U	000008	1	198										
CR9	U	000009	1	199										
TL0	D	000290	8	113	47									
FPIN F4	D	000230	8	119	53									
OFPIN_F6	D	000608	8	120	54									
AIL	I	000280	4	103	83									
AILPSW	D	000730	8	138	103									
R0	U	000000	1	173	76									
R1	U	000001	1	174										
R10	U	00000A	1	183										
R11	U	00000B	1	184										
R12	U	00000C	1	185										
R13	Ū	0000D	1	186										
R14	Ü	00000E	1	187										
R15	Ü	00000E	1	188										
			_											
R2	U	000002	1	175										
R3	U	000003	1	176	_									
R4	U	000004	1	177	56									
R5	U	000005	1	178										
R6	U	000006	1	179	57									
R7	Ū	000007	1	180										
R8	Ü	000008	1	181										
R9	Ü	000000	1	182										
GOODPSW	D	000720	8	132	102									
IFPOUT	D	000710	8	129	77									
IFPOUTOK	D	000700	8	124	81									
IMAGE	1	000000	1888	0										
PFP0	J	000000	1888	25	28	34	44	117	122	127	26			
PFPO_R0	Χ	000298	4	114	61									
RØ _	U	000000	1	156	48	49	61	76	77	82	89			
1	Ü	000001	1	157	62	71	81	82	90	99				
10	Ü	000001 A00000	1	166	32	, _	0.1	32	70					
			_											
11	U	00000B	1	167										
R12	U	00000C	1	168										
R13	U	00000D	1	169										
R14	U	00000E	1	170										
15	U	00000F	1	171	64	65	66	92	93	94				

C)/415.01	- \/			D==::	DE====	-NGEG		
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES		
	U	000002	1	158				
	U	000003		159	-			
	U U	000004 000005	1 1	160 161	53	56		
	Ü	000005	1	162	54	57		
	Ü	000007	1	163	J ,	<i>.</i>		
	U	000008	1	164				
/FDFDC	ñ	000009		165	40			
VEDFPC	F	0002A0	4	115	49			

MA Ver. 0.2.1 Quick PFPO DFP to HFP Conversion Test (GitHub Issue #407)	13 Dec 2022 00:35:52 Page	8
CRO DEFN REFERENCES		
defined macros		



IA Ver. 0.2.1 Quick	PFPO DFP to HFP Conversion Test (GitHub Issue #407)	13 Dec 2022 00:35:52 Page 10
STMT	FILE NAME	
c:\Users\Fish\Doc	cuments\Visual Studio 2008\Projects\MyProjects\ASMA-0\PFPO\PFPO.a	Sm
NO ERRORS FOUND **		