

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SDLS032G - DECEMBER 1983 - REVISED MAY 2004


- Convert TTL Voltage Levels to MOS Levels
- High Sink-Current Capability
- Input Clamping Diodes Simplify System Design
- Open-Collector Driver for Indicator Lamps and Relays
- Inputs Fully Compatible With Most TTL Circuits

description/ordering information


These TTL hex buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS) or for driving high-current loads (such as lamps or relays) and also are characterized for use as buffers for driving TTL inputs. The SN5407 and SN7407 have minimum breakdown voltages of 30 V, and the SN5417 and SN7417 have minimum breakdown voltages of 15 V. The maximum sink current is 30 mA for the SN5407 and SN5417 and 40 mA for the SN7407 and SN7417.

These devices perform the Boolean function Y = A in positive logic.

SN5407, SN5417 . . . J OR W PACKAGE SN7407, SN7417 . . . D, N, OR NS PACKAGE



SN5407 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PAC	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
		Tube	SN7407D	7407	
	SOIC - D	Tape and reel	SN7407DR		
		Tube	SN7417D	7417	
0°C to 70°C		Tape and reel	SN7417DR		
	PDIP – N	- .	SN7407N	SN7407N	
		Tube	SN7417N	SN7417N	
	000 110	T	SN7407NSR	SN7407	
	SOP – NS	Tape and reel	SN7417NSR	SN7417	
–55°C to 125°C	ODID I	T. J	SNJ5407J	SNJ5407J	
	CDIP – J	Tube	SNJ5417J	SNJ5417J	
	CFP – W	Tube	SNJ5407W	SNJ5407W	
	LCCC - FK	Tube	SNJ5407FK	SNJ5407FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SDLS032G - DECEMBER 1983 - REVISED MAY 2004


description/ordering information (continued)

These circuits are completely compatible with most TTL families. Inputs are diode clamped to minimize transmission-line effects, which simplifies design. Typical power dissipation is 145 mW, and average propagation delay time is 14 ns.

logic diagram, each buffer/driver (positive logic)



schematic



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I (see Note 1)	5.5 V
Output voltage, VO (see Notes 1 and 2): SN5407, SN7407	30 V
SN5417, SN7417	15 V
Package thermal impedance, θ _{JA} (see Note 3): D package	86°C/W
N package	80°C/W
NS package	76°C/W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

- 2. This is the maximum voltage that should be applied to any output when it is in the off state.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

SDLS032G - DECEMBER 1983 - REVISED MAY 2004

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT	
V _{CC} Supply voltage	Out of bounding or	SN5407, SN5417	4.5	5	5.5		
	Supply Voltage	SN7407, SN7417	4.75	5	5.25	V	
V _{IH} High-level input voltage						V	
VIL	Low-level input voltage				8.0	V	
.,	High level extent valte as	SN5407, SN7407			30		
VOH	High-level output voltage	SN5417, SN7417			15	V	
I _{OL} Lo	Low-level output current	SN5407, SN5417			30		
		SN7407, SN7417			40	mA	
_	On senting transport in the senting of the senting	SN5407, SN5417	-55		125	°C	
T _A O	Operating free-air temperature	SN7407, SN7417	0		70		

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]				MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -12 mA				-1.5	V
	N/ MINI		V _{OH} = 30 V (SN5407, SN7407)			0.25	4
ЮН	$V_{CC} = MIN,$	$V_{IH} = 2 V$	V _{OH} = 15 V (SN5417, SN7417)			0.25	mA
			I _{OL} = 16 mA			0.4	
VoL	$V_{CC} = MIN,$	$V_{IL} = 0.8 V$	I _{OL} = 30 mA (SN5407, SN5417)			0.7	V
			I _{OL} = 40 mA (SN7407, SN7417)			0.7	
lį	$V_{CC} = MAX$,	V _I = 5.5 V				1	mA
lН	$V_{CC} = MAX$,	V _{IH} = 2.4 V				40	μΑ
I _{IL}	$V_{CC} = MAX$,	V _{IL} = 0.4 V				-1.6	mA
ICCH	$V_{CC} = MAX$				29	41	mA
ICCL	$V_{CC} = MAX$				21	30	mA


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH		V	D 440.0 0 45.5		6	10	
^t PHL	А	Y	$R_L = 110 \Omega$, $C_L = 15 pF$		20	30	ns
^t PLH	tPLH A	Υ	D: 450.0 C: 50.5			15	
^t PHL			$R_L = 150 \Omega$, $C_L = 50 pF$			26	ns

 $[\]ddagger$ All typical values are at VCC = 5 V, TA = 25°C.

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

- B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq 7 \ \text{ns}$, $t_f \leq 7 \ \text{ns}$.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
JM38510/00803BCA	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
JM38510/00803BDA	ACTIVE	CFP	W	14	1	None	Call TI	Level-NC-NC-NC
SN5407J	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
SN5417J	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
SN7407D	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN7407DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN7407J	OBSOLETE	CDIP	J	14		None	Call TI	Call TI
SN7407N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN7407N3	OBSOLETE	PDIP	N	14		None	Call TI	Call TI
SN7407NSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN7417D	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN7417DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN7417N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN7417N3	OBSOLETE	PDIP	N	14		None	Call TI	Call TI
SN7417NSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SNJ5407FK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ5407J	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
SNJ5407W	ACTIVE	CFP	W	14	1	None	Call TI	Level-NC-NC-NC
SNJ5417J	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take


PACKAGE OPTION ADDENDUM

28-Feb-2005

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.