Loop	ALU	ALU	ALU	ALU	MEM	MEM	MEM	MEM	Clock cycle
					ldr w6, [x2]	ldr w6, [x2, #4]	_ldr w6, [x2, #8]	ldr w6, [x2, #12]	1
	add w1, w1, w6	add w4, w4, w6	add w3, w3, w6	add w0, w0, w6					2
	add x2, x2, #0x10								3
	cmp x2, x5								4
	bne Loop								5