

Synthesis & Register Files & Convolution

Advisor: Lih-Yih Chiou

Speaker: Michael

Date: 03.17.2021







Outline

- Synthesis steps
- Synthesis tips
- Lab A : Register File
- Lab B: Convolution and activation function
- Homework






Outline

- Synthesis steps
- Synthesis tips
- Lab A : Register File
- Lab B: Convolution and activation function
- Homework



Open Design Vision


Command: dv &





Read File

Change hierarchy: current_design top








Clock Specification (1/2)

Command: create_clock -period 10 [get_ports clk]





Clock Specification (2/2)

Specify Clock	×
Clock name: clk	
Port name: clk	
□ Remove clock	
Clock creation————————————————————————————————————	
Perio <u>d</u> : 10	
Edge Value Add edge pa	air
Rising 5 Falling 10 Remove edge	pair
Invert wave for	
IIIVeit wave it	51111
7	
0.111. CC.	and the state of t
Add buffe	rs on data path to satisfy hold time
	A
0.00 5.00	10
✓ Don't touch network ✓ Fix hold ✓	
OK Cancel A	oply
•	

Don't add buffers on clock path





Read Design Constraints File

Command: source DC.sdc


```
Presto compilation completed successfully.
Current design is now '/home/user2/ms106/john/Exercise/error_diffusion.db:error_diffusion'
Loaded 1 design.
Current design is 'error_diffusion'.
design_vision>
Current design is 'error_diffusion'.

Log History

design_vision> | source DC.sdc
```

Read Design Constraints File

☐ File -> Execute Script File



LPHPLDIS VLSI Design LAE


Compile Design

	Design Vision - Topl	Level.1 (error_diffusion) (on vlsicad	9)
File Edit View Select Highlight List Hierarchy → Hier.1 Logical Hierarchy → Hier of the performance of	Design Attributes Schematic Compile Design Compile Ultra Check Design Report Design Hierarchy	Timing Test Power AnalyzeRTL	■ ≤
	Report Design Resources Report Constraints Report Reference Report Ports Report Cells Report Nets Report Clocks	Map design ✓ Exact map Ma&p effort: medium Ar&ea effort: medium Po&wer effort: medium	Top lev← Incremental mapping Ungroup Allow boundary condition Scan Auto ungroup Gate Cl Page Area Delay
design_vision> source DC.sdc	Report Power C (Analyze Datapath Extrac	Fix <u>d</u> esign rules and optimize ma Optimize mapping onl <u>y</u> Fix design ru <u>l</u> es only Fix hold time only	ppping 2
Information: Setting sdc_version outs: Using operating conditions 'slow' four Using operating conditions 'fast' four 1 design_vision> Log History design_vision>	nd in library 'slow'.		OK Cancel Apply
Ready			



Report Timing (1/2)

Command: report_timing






☐ Slack must no less than 0, or it will lead to timing violation

	Point	Incr	Path
)	clock clk (rise edge) clock network delay (ideal) input external delay d[1] (in) U78/Y (XOR2X1) add_0_root_add_0_root_add_31_2/A[2] (grayscale_DW01_ac	0.00 0.50 5.00 0.06 0.31	0.00 0.50 5.50 f 5.56 f 5.87 r
	add_0_root_add_0_root_add_31_2/V8/Y (OA21X4) add_0_root_add_0_root_add_31_2/U9/Y (A021XL) add_0_root_add_0_root_add_31_2/U9/Y (A021XL) add_0_root_add_0_root_add_31_2/U2/Y (OR2X1) add_0_root_add_0_root_add_31_2/U12/Y (OA12BB1X2) add_0_root_add_0_root_add_31_2/U12/Y (OADDFHX2) add_0_root_add_0_root_add_31_2/U1_5/CO (ADDFHX2) add_0_root_add_0_root_add_31_2/U1_6/CO (ADDFHX4) add_0_root_add_0_root_add_31_2/U1_6/CO (ADDFHX4) add_0_root_add_0_root_add_31_2/U1Y (XOR2X1) add_0_root_add_0_root_add_31_2/U1/Y (XOR2X2) add_0_root_add_0_root_add_31_2/SUM[7] (grayscale_DW01_	0.00 0.22 0.47 0.21 0.33 0.13 0.21 0.22 0.22 0.22 0.24 0.31 add_0)	5.87 r 6.09 r 6.56 r 6.77 f 7.10 f 7.23 r 7.44 r 7.66 r 7.88 r 8.12 r 8.43 f
	add_39/A[2] (grayscale_DW01_inc_0) add_39/U1_1_2/C0 (ADDHX1) add_39/U3/Y (AND2X2) add_39/U6/Y (AND2X4) add_39/U2/Y (AND2X2) add_39/U1/Y (AND2X1) add_39/U1/Y (XOR2X1) add_39/U1/Y (XOR2X2) add_39/SUM[7] (grayscale_DW01_inc_0) U40/Y (A0I22X2) U39/Y (OAI21X2) q_reg[7]/D (DFFRX2) data arrival time	0.00 0.00 0.34 0.28 0.20 0.25 0.20 0.20 0.00 0.17 0.15	8.43 f 8.43 f 8.77 f 9.06 f 9.26 f 9.50 f 9.70 r 9.90 r 10.07 f 10.22 r 10.22 r
	clock clk (rise edge) clock network delay (ideal) clock uncertainty q_reg[7]/CK (DFFRX2) library setup time data required time	10.00 0.50 -0.10 0.00 -0.18	10.00 10.50 10.40 10.40 r 10.22 10.22
	data required time data arrival time		10.22 -10.22
	slack (MET)		0.00



Report Area

Command: report_area



Report Power


Command: report_power

	Marian Vision - TopLevel.1 (grayscale)											
	<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> elect	<u>H</u> ighlight	L <u>i</u> st	<u>H</u> ierarchy	<u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic	<u>T</u> imi	ng <u>T</u> es
■ Report Power						×	★ 🖈 📗	Comp	oile Design		[grayso
Report for									oile <u>U</u> ltra		×	
Summary only 💌							đ		k Design		F	
All nets/cells [g]						,	_				-뉴	
C Only nets/cells:					<u>S</u> elect	ion			rt <u>D</u> esign		Γ	grays
Report options									rt Design <u>H</u> ie			7/C0 ((X0R2X
	1 Г.								rt Design <u>R</u> e rt Constraint) (gra
☐ Show nets histogram	'			ical format	[<u>[z]</u>	_	1205.1		rt Constra <u>i</u> nt rt Re <u>f</u> erence			
Exclude values <=		Hier	archy le	veis:			0.0 0.0	-	rt Ports			
Exclude val <u>u</u> es >=	<u>VV</u>	orst nu	mber:				0.0	Dana	rt <u>C</u> ells			lay
Analysis effort: low	So	rt <u>m</u> od	le: [7	6440.0		rt <u>N</u> ets			1,
□ No <u>l</u> ine split	□ Ve	erb <u>o</u> se					1205.1 7645.1	Popol	rt Cloc <u>k</u> s			
☐ Exclude <u>p</u> ower of boundary nets	□ Re	eport c	umulati	ve power[<u>k</u>	<u>[</u>]		7045.1		rt <u>A</u> rea	_		
☐ Traverse hierarchy at all levels								Repoi	rt Compile <u>O</u>	ptions 1	<u>. </u>	
,								Repoi	rt Po <u>w</u> er			
Output options								Analy	ze Datapath	n Extraction.		
▼ To report viewer						_,					−⊨	
☐ To file: Report.txt			2		Brows	ie	644		t Curren <u>t</u> De	esign		
✓ Append to file			_				044	10.03228			• 6	***
		(ОК	Car	ncel <u>A</u> pr	ly	126	5. 15404	16	ower u	nit	μW




Save File

The Verilog file after synthesis



SDF File:


write_sdf -version 2.1 -context verilog -load_delay net grayscale_syn.sdf





Close Design Vision

☐ File -> Exit





Outline

- Synthesis steps
- Synthesis tips
- Lab A : Register File
- Lab B: Convolution and activation function
- Homework






Multiplication and Modulus operator

- - \rightarrow Verilog code: x * 0.75 (not synthesizable)
 - \rightarrow $(x \gg 1) + (x \gg 2)$
- \square x mod 8
 - → Verilog code: x % 8 (not synthesizable)
 - → X[2:0]




Logic loop

- assign a = b + a;
 - Static timing analyzer cannot resolve (not synthesizable)



Change to Sequential circuit

```
reg a;
always@(posedge clk)begin
   a \le b + a;
end
```







Multi-driven output

☐ Write same output in the same always block

2: Error:

/home/user2/ms108/sylvia108/ivcad/lab5/multi_driven.v:11: Net 'out' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)


```
module top(a,b,en1,en2,out);
input a, b, en1, en2;
output reg out;
always@(*)begin
    if(en1) out = a+b;
    else out = a-b;
end
                                         MUX
                                                         MUX
                                en1-
always@(*)begin
   if(en2) out = a*b;
   else out = a-b;
end
                               out
                   always@(*)begin
endmodule
                       if(en1) out = a+b;
                       else if(en2) out = a*b;
                       else out = a-b;
```

Latch Inference (1/2)

- If inputs do not arrive at the same time, latch will lock the value
- Write full case of combinational circuit

Case1: no else case

Case2: no default





Latch Inference (2/2)

 Give information to all signals which in same block, even though some signals do not change

```
always@(*)begin
  if(state == `GREEN)begin
     areen = 1'b1;
     vellow = 1'b0;
     red = 1'b0;
  end
  else if(state == `YELLOW)begin
     areen = 1'b0;
     yellow = 1'b1;
     //red = 1'b0;
  else if(state == `RED)begin
    //green = 1'b0;
     vellow = 1'b0:
     red = 1'b1;
  end
  else begin
     areen = 1'b0:
     vellow = 1'b0:
     red = 1'b0:
  end
end
```



Coding style

- Sequential circuit and combinational circuit should NOT write in same block!
- Combinational circuit do NOT need reset signal.

```
module seq comb(clk,rst,a,b,result,addr);
                                                module seq comb(clk,rst,a,b,result,addr);
  input clk,rst;
                                                  input clk,rst;
  input [2:0] a,b;
                                                  input [2:0] a,b;
  output reg [3:0] result;
                                                  output reg [3:0] result;
  output reg [2:0] addr;
                                                  output reg [2:0] addr;
  always@(posedge clk or posedge rst)begin
                                                  always@(*)begin
    if(rst) begin

    Combinational circuit

                                                      result = a+b:
         result = 3'd0:
                                                  end
         addr \leq 3'd0;
    end
                                                  always@(posedge clk or posedge rst)begin
    else begin
                                                    if(rst) addr <= 3'd0:
        result = a+b;
                                                    else
                                                            addr \le addr + 3'd1:
        addr \le addr + 3'd1:
                                                  end
                                                                            Sequential circuit
    end
                                                endmodule
  end
endmodule
                Register Name
                                      Type
                                                 Width
```


Flip-flop

result reg




Timing (1/2)

- Setup time: the amount of time that data should be stable before the capturing edge of clock
- Hold time: the amount of time that data should be stable after the capturing edge of clock



- Data path delay = setup time + combinational circuit delay + hold time
- Timing slack = clock period data path delay





Timing (2/2)

If timing slack is less than 0, it will appear timing violation when post-simulation

- Two solutions:
 - Revise clock period to fit the design
 - ◆ DC.sdc set cycle 15.0 ;#clock period defined by designer
 - Testbench `timescale 1ns/1ps `define INTERVAL 15
 - Find the critical path and adjust it
 - critical path: the longest delay path





Outline


- Synthesis steps
- Synthesis tips
- Lab A : Register File
- Lab B : Convolution and activation function
- Homework





Lab A: Register File

D Latch



E	D	Q	Qnext	Q'next
0	Х	0	0	1
0	Х	1	1	0
1	0	Х	0	1
1	1	Х	1	0


Fig. D latch with enable



LPHPLMB VLSI Design LAB

Lab A: Register File

D flip-flop



clk	D	Q	Qnext	Q'next
0	Х	0	0	1
0	Х	1	1	0
1	Х	0	0	1
1	Х	1	1	0
	0	Х	0	1
	1	Х	1	0


Fig. Positive-edge-triggered D flip-fliop





Lab A: Register File

- The main difference between latch and flip-flop
 - → Latch
 - Outputs are constantly affected by the inputs as long as the enable signal is asserted.
 - → Flip-Flop
 - Outputs change only at the rising edge of the clock signal.








Lab A: Register File

- Register file is an array of processor registers in a CPU.
 - → A 32 X 32 register file means it has 32 registers and each of them is 32 bits.
- Components
 - → Decoder
 - → Array
 - Multiplexer
- Multiple output ports allow us to read several data in one cycle.






LPHPLAB VLSI Design LAB

Lab A: Register File

How does it work?








Fig. Read data from register file






Lab A: Register File

Port List

Signal	Туре	Bits	Description
clk	input	1	clock
rst	input	1	reset
reg_enable	input	1	$0 \rightarrow \text{off } 1 \rightarrow \text{on}$
reg_write	input	1	$0 \rightarrow \text{read } 1 \rightarrow \text{write}$
src1_addr	input	5	source1 address
src2_addr	input	5	source2 address
write_addr	input	5	write address
write_data	input	32	write data
src1	output	32	read data source1
src2	output	32	read data source2






LPHPLMB VLSI Design LAB

Lab A: Register File

How does it write?




- (1) clock positive edge , reset signal is set to 1, all registers are reset to zero
- (2) clock positive edge 1, register file is enable and in write mode
 - \rightarrow 32'd1 is written into REG[0]
- (3) clock positive edge , register file is enable and in write mode
 - → 32'd3 is written into REG[2]



LPHPLMB VLSI Design LAB

Lab A: Register File

How does it read?



- (1) clock positive edge \(\bar{\psi} \), register file is enable and in read mode
 - \rightarrow src1 = REG [0] = 32'd1, src2 = REG [2] = 32'd3
- (2) clock positive edge , register file is enable and in read mode
 - \uparrow > src1 = REG [4] = 32'd5, src2 = REG [6] = 32'd7
- (3) clock positive edge 1, register file is enable and in read mode
 - \uparrow > src1 = REG [8] = 32'd9, src2 = REG [10] = 32'11



LPHPLAB VLSI Design LAB

Lab A: Reference Code (1/2)

```
`timescale 1ns/10ps
2
     // ----- define ----- //
 3
4
      define DataSize 32
      define RegSize
                      32
      define AddrSize
                      5
   module regfile (clk, rst, reg_enable, reg_write, src1_addr, src2_addr,
8
9
                   write addr, write data, src1, src2);
10
11
                        --- input ----- //
12
                             clk;
     input
13
     input
                             rst:
14
     input
                             reg enable;
15
     input
                             reg_write;
16
     input
            [`AddrSize-1:0]
                             src1_addr;
17
     input
           [`AddrSize-1:0]
                            src2_addr;
18
            [`AddrSize-1:0]
                            write_addr;
     input
19
     input
            [`DataSize-1:0]
                             write data;
20
21
     // ----- //
22
     output [`DataSize-1:0]
                            src1:
23
     output [`DataSize-1:0]
                             src2;
                                                                       ← DataSize →
24
                                                                           REG [0]
25
                            rea -----//
                                                                           REG [1]
26
            [`DataSize-1:0]
                             src1;
     reg
                                                                RegSize
27
            [`DataSize-1:0]
     reg
                             src2;
                             REG [`RegSize-1:0];
28
            [`DataSize-1:0]
     reg
                                                                          REG [30]
29
                                                                          REG [31]
30
     integer i;
```

LPHPLMB VLSI Design LAB

Lab A: Reference Code (2/2)

```
always@(posedge clk or posedge rst)
    □begin
        if (rst)begin
                                                          Using for loop to reset
46
          for(i=0; i<`RegSize; i=i+1)</pre>
47
            REG[i] \le 32'b0;
                                                             the register array
          src1 <= 32'b0;
49
          src2 <= 32'b0;</pre>
50
        end
51
        else begin
52
          if (reg enable) begin
53
            if(reg write)
                                                              register write
54
              REG[write addr] <= write data;</pre>
55
            else begin
56
               src1 <= REG[src1 addr];</pre>
                                                              register read
57
              src2 <= REG[src2 addr];</pre>
58
            end
59
          end
60
          else begin
                                                                 ← DataSize →
61
            src1 <= 32'b0;</pre>
                                                                     REG [0]
            src2 <= 32'b0;
62
63
          end
                                                                     REG [1]
64
        end
                                                        RegSize
65
      end
                                                                     REG [30]
      endmodule
66
                                                                     REG [31]
```





Outline

- Synthesis steps
- Synthesis tips
- Lab A : Register File
- Lab B: Convolution and activation function
- Homework



LPHPLAB VLSI Design LAB

Lab B: Convolution and activation function

- Convolution is a mathematical operation that does the integral of the product of two functions, that produces a third function.
- It's an important concept on neural network

$$(f*g)(n)=\int_{-\infty}^{\infty}f(au)g(n- au)d au$$


Discrete convolution:

$$(fst g)(n)=\sum_{ au=-\infty}^{\infty}f(au)g(n- au)$$





Convolution procedure





Lab

Lab B: Convolution and activation function

• In CNN application, we use input feature map and weight as f(x) and g(x)

Input feature map

p0,0	p0,1	p0,2	p0,3	p0,4	p0,5	p0,6	p0,7
p1,0	p1,1	p1,2	p1,3	p1,4	p1,5	p1,6	p1,7
p2,0	p2,1	p2,2	p2,3	p2,4	p2,5	p2,6	p2,7
р3,0	p3,1	p3,2	p3,3	p3,4	p3,5	p3,6	p3,7

weight

w0	w1	w2
w3	w4	w5
w6	w7	w8





Each "new pixel" is the sum of "old pixel" multiply with the corresponding weight. weight


EX: When k = 0, n=0

Input feature map

p0,0	p0,1	p0,2	p0,3	p0,4	p0,5	p0,6	p0,7
p1,0	p1,1	p1,2	p1,3	p1,4	p1,5	p1,6	p1,7
p2,0	p2,1	p2,2	p2,3	p2,4	p2,5	p2,6	p2,7
p3,0	p3,1	p3,2	р3,3	p3,4	p3,5	p3,6	р3,7

new $p_{0,0} = p_{0,0} * w_0 + p_{0,1} * w_1 + p_{0,2} * w_2 + p_{1,0} * w_3 + p_{0,1} * w_1 + p_{0,2} * w_2 + p_{1,0} * w_3 + p_{0,1} * w_1 + p_{0,2} * w_2 + p_{1,0} * w_3 + p_{0,1} * w_1 + p_{0,2} * w_2 + p_{1,0} * w_3 + p_{0,2} * w_3 + p_{0,2} * w_4 $
$p_{1,1} * w_4 + p_{1,2} * w_5 + p_{2,0} * w_6 + p_{2,1} * w_7 + p_{2,2} * w_8$








 Weight filter moves to the right until the complete width, then jumps to the next row of beginning column, and repeat the process.


р0,0	p0,1	p0,2	p0,3	p0,4	p0,5	p0,6	p0,7	
p1,0			p1,3	p1,4	p1,5	p1,6	p1,7	
p2,0			p2,3	p2,4	p2,5	p2,6	p2,7	
р3,0	p3,1	p3,2	p3,3	p3,4	p3,5	p3,6	p3,7	
□ 2 :								








- If the input image size is n * n, then the output image size will be (n-2)*(n-2)
- Ex: input image = 8*8, then output image = 6*6























- Activation functions determine the output of each node.
- It can limit the data range to fit user's requirement.
- It can make the operation nonlinear.
- "Relu" is one of the most common activation function.







Port list


CONV

Signal	Туре	Bits	Description
clk	input	1	Clock pin.
rst	input	1	Reset pin.
clear	input	1	Set all registers to 0.
w_w	input	1	Write weight enable. When w_w is high, then w_in0~8 is available.
if_w	input	1	Write input feature map enable. When if_w is high, then if_in0~8 is available.
w_in0~8	input	8 each	Input weight data.
if_in0~8	input	8 each	Input input feature map data.
out	output	16	Output data.

CONV		
clk		
st		
lear		
w_w	out	16 -/-
f_w	0 0.10	
v_in0		
· v_in8		
f_in0		
: f_in8		
	st lear v_w f_w v_in0 :: v_in8 f_in0	clk est lear V_W out f_w v_in0 v_in8 f_in0 ::

Relu

Signal	Туре	Bits	Description
in	input	16	Input data.
out	output	16	Output data.






LPHPLMB VLSI Design LAB


Lab B: Convolution and activation function

Output data should be update at positive edge clock.





Combine CONV and Relu module.





Outline

- Synthesis steps
- Synthesis tips
- Lab A : Register File
- Lab B: Convolution and activation function
- Homework





Homework

- Due day: 2021-03-31, Wed, 15:00
- ProbA
 - → Design a 64 X 32 register file based on LabA's structure.
- ProbB
 - → Revise a sequential circuit "simple vending machine"
- ProbC
 - → Design an Convolution and Parametric Relu file based on LabB's structure.
 - → You can use behavior modeling in this problem.

Attention:

- 1. Make sure all your verilog code can be compiled in SOC lab.
- 2. Behavioral descriptions are acceptable.






Prob A: 64 X 32 register file

□Port list


Signal	Туре	Bits	Description
clk	input	1	clock
rst	input	1	reset
reg_enable	input	1	$0 \rightarrow \text{off } 1 \rightarrow \text{on}$
reg_write	input	1	$0 \rightarrow \text{read } 1 \rightarrow \text{write}$
src1_addr	input	6	source1 address
src2_addr	input	6	source2 address
write_addr	input	6	write address
write_data	input	32	write data
src1	output	32	read data source1
src2	output	32	read data source2





Prob B: a simple vending machine

- Revise a sequential circuit "simple vending machine"
- Assume the amount of inserted money is always no less than the price of beverage which you want to buy
- Steps:










Prob B: a simple vending machine

Port list

simple_vending

Signal	Type	Bits	Description				1
Signal	туре	טונס	Description		simple_v	vending	l
clk	input	1	clock			· C. I d. II g	
rst	input	1	reset	\rightarrow	clk		
en	input	1	machine enable (When inserting money)	\rightarrow	rst	change	6 4)
money	input	6	inserted money (assume money > beverage)	\rightarrow	en	finish	
beverage	input	6	the price of beverage	 →	money	1111311	
change	output	6	the rest of money	6	, beverage	11	İ
finish	output	1	When the machine gives change, finish pulls to 1. Otherwise, finish is 0.	17	beverage		

Waveform (post-simulation)



end


Prob B reference code with some bugs

```
module mini vending(clk,rst,en,money,beverage,change,finish);
 // ----- I/O port ----- //
  input
                 clk,rst,en;
  input [5:0] money,beverage;
  output reg [5:0] change;
                                                     // phase2 : give change
  output reg finish;
                                                     always@(posedge rst or posedge clk)begin
  // ----- //
                                                          if(rst) begin
  reg [1:0] phase;
                                                             phase <= 2'd0;
  reg [5:0] money temp;
                                                             money temp <= 6'd0;
                                                          end
                                                         else if (phase == 2'd2) begin
  // phase0 : insert money
                                                             phase <= 2'd0;
  always@(posedge rst or posedge clk)begin
                                                             money temp <= 6'd0;
      if(rst) begin
                                                          end
         phase <= 2'd0;
                                                     end
         money temp <= 6'd0;
      end
                                                     // change and finish
      else if (phase == 2'd0 && en == 1'b1) begin
                                                     always@(*)begin
        phase <= 2'd1;
                                                         if (phase == 2'd2) begin
        money temp <= money;
                                                           change = money temp;
      end
                                                           finish = 1'b1;
  end
                                                         end
                                                        else begin
  // phase1 : choose beverage
                                                           finish = 1'b0;
  always@(posedge rst or posedge clk)begin
      if(rst) begin
                                                         end
         phase <= 2'd0;
                                                     end
         money temp <= 6'd0;
      end
                                                   endmodule
      else if(phase == 2'd1) begin
         phase <= 2'd2;
         money temp <= money temp - beverage;
      end
```

LPHPLMB VLSI Design LAB



■ Use Parametric Relu as activate function (do not use multiplier)



$$f(x) = \begin{cases} 0.015625x, & \text{if } x \le 0 \\ x, & \text{if } x > 0 \end{cases}$$





Prob C: Convolution and Parametric Relu

Port list


CONV

Signal	Туре	Bits	Description
clk	input	1	Clock pin.
rst	input	1	Reset pin.
w_w	input	1	Write weight enable. When w_w is high, then w_in0~8 is available.
if_w	input	1	Write input feature map enable. When if_w is high, then if_in0~8 is available.
w_in0~8	input	8 each	Input weight data.
if_in0~8	input	8 each	Input input feature map data.
out	output	17	Output data.

	CONV		
\rightarrow	clk		
\rightarrow	rst		
\rightarrow	w_w	out	17 /
\rightarrow	if_w		
8 ::	w_in0 : w_in8		
8 :	if_in0 : if_in8		
			<u>'</u>

Parametric Relu

Signal	Туре	Bits	Description
in	input	17	Input data.
out	output	17	Output data.








Prob C: Convolution and Parametric Relu

Combine CONV and PRelu module.



LPHPLDIB VLSI Design LAB

Simulation Commands

□ Please use the command below to verify your design

Prob	Syn	command		
А	pre	ncverilog regfile_tb.v +access+r +define+FSDB		
В	pre	ncverilog mini_vending_tb.v +access+r +define+FSDB		
	post	ncverilog mini_vending_tb.v +access+r +define+FSDB+syn		
С	pre	ncverilog top_tb.v +access+r +define+tb1+FSDB ncverilog top_tb.v +access+r +define+tb2+FSDB		
	post	ncverilog top_tb.v +access+r +define+tb1+FSDB+syn ncverilog top_tb.v +access+r +define+tb2+FSDB+syn		

Remind



3. ONLY.tar formats are accepted!

X Violating these rules will lead to credit *deduction*







Thank you For your attention!!

