

Advisor: Lih-Yih Chiou

Speaker: Sylvia

Date: 2021/3/3








Outline

- Introduction
- Design of priority encoder
 - Truth table and Boolean equation
 - Verilog code
- Design of adder
 - → Half adder & Full adder
 - → 5-bit ripple carry adder
- Testbench
- Compile & Simulation
- Lab Session 2
- Superlint Tutorial



Introduction

- A priority encoder is a device that compresses several inputs into a smaller number of outputs.
- An adder is a digital circuit that performs addition of number.
- ☐ The following are block diagrams of 4-to-2 priority encoder, full adder and 5-bit ripper carry adder.






LPHPLMB VLSI Design LAB

Truth table and Boolean equation

Block diagram




Truth table

	Inp	uts		Out	puts
13	12	l1	10	01	00
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

Boolean equation

Schematic view





Verilog Code

☐ Implement O0 logic with Verilog code


```
// Module name and I/O port
10
     module encoder (I3, I2, I1, I0, 01, 00);
11
12
     // Input and output ports declaration
13
     input I3,I2,I1,I0;
     output 01,00;
14
15
     // Circuit
16
17
18
     //00 structural coding
     wire i3, i2, o0;
19
20
     not(i3,I3);
21
     not(i2,I2);
22
     and(00,i3,i2,I1);
23
     or(00,I3,00);
24
25
     //01 structural coding
26
27
28
29
30
     endmodule
```






Half Adder & Full Adder

☐ True table of half adder ☐ True table of full adder




Inp	uts	Outputs					
Α	В	С	S				
0	0	0	0				
1	0	0	1				
0	1	0	1				
1	1	1	0				




- 1	npu	its	Outp	uts
Α	В	\mathbf{c}_{in}	\mathbf{c}_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
		-	7.	

5-bit Ripple Carry Adder(1/2)

- Design a 5-bit ripple carry adder using five full adders.
 - Hierarchical Coding






5-bit Ripple Carry Adder(2/2)

- Module instantiation
 - Positional mapping FullAdder FullAdder0(A, B, Cin, S, Cout);
 - Named mapping Recommended !!!
 FullAdder FullAdder (.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));

```
instance name
      'include "../ProbB/FullAdder.v"
 9
      // Module name and I/O port
      module ripple adder(A,B,S,Cout,ov flag);
10
11
                                                              A1 B1
                                                                          A0 B0 Cin
12
      // Input and output ports declaration
      input [4:0] A,B;
13
                                                                 B Cin
                                                                          A B Cin
      output [4:0]S;
14
                                                              Full Adder
                                                                           Full Adder
15
      output Cout, ov flag;
                                                              Cout
                                                                          Cout
16
      //wire
17
      wire [3:0] c;
18
                                                                  S1
                                                                               S0
19
      // Circuit
20
      FullAdder FullAdder0(.A(A[0]),.B(B[0]),.Cin(0),.S(S[0]),.Cout(c[0]));
21
22
      FullAdder FullAdder1(.A(A[1]),.B(B[1]),.Cin(c[0]),.S(S[1]),.Cout(c[1]));
23
24
      endmodule
```



5-bit add/sub Ripple Carry Adder



Signal	Туре	Bits	Description
Α	Input	5	First operand
В	Input	5	Second operand
addsub	Input	1	If addsub is 0, operator is addition. If addsub is 1, operator is subtraction.
S	Output	5	Result after calculating
Cout	Output	1	Carry bit
ov_flag	Output	1	If result overflows, ov_flag pull to 1. Otherwise, ov_flag is 0.









Adder/Subtractor and Overflow

- \square addsub=0, X + Y = X + Y + 0
- \square addsub=1, X Y = X + \overline{Y} + 1 (2's complement)
- Overflow
 - → 3-bit binary numbers
 - ◆ 2's complement, Range: -4 ~ 3
 - Out of range called overflow
 - → Example (addsub=0)







31

32

33

35 36

37

38

39

initial

begin

`endif

end

endmodule

`ifdef FSDB

\$fsdbDumpfile("encoder.fsdb");

\$fsdbDumpvars(0, encoder);

Testbench

Generate patterns to verify DUV

```
Design under
verification
(DUV)
```

```
module encoder tb;
10
              13,12,11,10;
                                                                         Module name and pins
11
        wire 01,00;
13
14
        encoder encoder(.I3(I3),.I2(I2),.I1(I1),.I0(I0),.01(01),.00(00));
15
                                                                          Module instantiation
16
       integer i;
17
18
        initial
19
        begin
20
          {I3,I2,I1,I0} = 4'd0;
21
22
        for (i = 0; i < 15; i = i + 1)
                                                                        Input patterns declaration
23
          begin
              #10 {I3,I2,I1,I0} = i;
24
25
              $monitor ("%d ns: input = %b%b%b%b, output = %b%b" , $time,I3,I2,I1,I0,O1,O0);
26
          end
27
                                                                          I/O ports monitoring
          #10 $finish;
28
29
        end
30
```

Waveform file generation



Compile & Simulation (1/3)

- Compile
 - → To compile your code, please enter the following command
 - % ncverilog encoder.v
- Simulation
 - To run simulation, please enter the following command
 - % ncverilog encoder_tb.v encoder.v +access+r +define+FSDB dump .fsdb (waveform)
 - → Make sure your code can compile and simulate under the SoC Lab environment.





Compile & Simulation (2/3)

☐ Terminal view (4-to-2 priority encoder)

```
10 ns: input = 0000, output = 00
20 ns: input = 0001, output = 00
30 ns: input = 0010, output = 01
40 ns: input = 0011, output = 01
50 ns: input = 0100, output = 10
60 ns: input = 0101, output = 10
70 ns: input = 0110, output = 10
80 ns: input = 0111, output = 10
90 ns: input = 1000, output = 11
100 ns: input = 1001, output = 11
110 ns: input = 1011, output = 11
120 ns: input = 1011, output = 11
130 ns: input = 1010, output = 11
140 ns: input = 1101, output = 11
150 ns: input = 1101, output = 11
```



	Inp	uts	Out	puts	
13	12	l1	10	01	00
0	0	0	1	0	0
0	0	1	Х	0	1
0	1	Х	Х	1	0
1	х	х	х	1	1

- Waveform
 - → % nWave &


Time)	10	ns	20 ns	30	ns	40	ns	50 ns	60	ns	70	ns	80	ns 90	ns 100	ns 11	0 ns	120 r	ıs 130	ns 140	ns 150	ns 160 r
IO I																							
I1																							
12																							
13																							
00																							
01																							





Compile & Simulation (3/3)

How to reload waveform





Lab Session 2 (1/2)

- Please complete Lab Session 2 by yourself.
 - Prob A: Go through design steps and implement a 4-to-2 priority encoder
 - Prob B: Implement a full adder with structural coding
 - Prob C: Design a 5-bit add/sub ripple carry adder with hieratical coding
- □ Due 2020/03/10, Wednesday, 15:00
 - Please compress your homework in tar format and upload it to Moodle.
 - You must follow the file hierarchy for homework submission.
 - Make sure your code can be compiled and simulated under SOC Lab environment.
 - Use %tar -cvf Lab2_StudentID.tar Lab2_StudentID to compress your folder. The compressed file you upload should be named as "Lab2_StudentID.tar" (Ex. Lab2_E24081234.tar)





Lab Session 2 (2/2)

Remark

- → Warning! Do not submit your homework in the last minute.
- → Warning! Any person found to be dishonest in homework assignments, will receive zero.

Commands

Problem		Command
DrobA	Compile	% ncverilog encoder.v
ProbA	Simulate	% ncverilog encoder_tb.v encoder.v +access+r +define+FSDB
ProbB	Compile	% ncverilog FullAdder.v
PIODE	Simulate	% ncverilog FullAdder_tb.v FullAdder.v +access+r +define+FSDB
ProbC	Compile	% ncverilog ripple_adder.v
ProbC	Simulate	% ncverilog ripple_adder_tb.v ripple_adder.v +access+r +define+FSDB





Superlint Tutorial






Target

- ☐ Find bugs without requiring specific test patterns
- Some example bugs:
 - → Non-synthesizable constructs
 - Unintentional latches
 - Unused declarations
 - Race conditions
 - Out-of-range indexing
- Good coding style is important!




Start Superlint

> jg -superlint (or >>jg -superlint superlint.tcl)




Import tcl file (1/2)

□ File -> Tcl Scripts -> Source



(PHPLDB

Import tcl file (2/2)




Tcl file

```
##-----##
     clear -all
     # Config rules
     config rtlds -rule -enable -domain { LINT }
     config rtlds -rule -disable -domain { DFT AUTO FORMAL }
     # ivcad2021 constrain //
9
     config rtlds -rule -disable -category { NAMING }
   config rtlds -rule -disable -tag { IDN NR AMKY IDN NR CKYW IDN NR SVKY \
10
11
     NAM NR REPU EXP NR OVFB IFC NR DGEL INP NR UNRD INS NR PODL MOD NR PGAT \
12
    MOD NO IPRG FLP NR MXCS FLP NO ASRT REG NR RWRC }
     # ivcad2021 constrain //
13
14
     ##-----##
15
16
17
     # import and elaborate design //
18
     analyze -v2k ./traffic light.v; ## modify your file name ##
     elaborate -bbox true -top traffic light; ## modify your top module ##
19
20
21
     # Setup clock and reset
22
     clock clk; ## modify your clock name ##
     reset rst; ## modify your reset name ##
23
24
25
     # Extract checks
     check superlint -extract
26
```




LPHPLMB VLSI Design LAB

Busy state




Error & Warning Information(1/3)






Error & Warning Information(2/3)





Error & Warning Information(3/3)

> Let's check >> jaspergold_superlint_reference.pdf



```
CAS_NR_DEFN
Short Message: Case statement incomplete, %s.
```

```
always@(*) begin
    case(state)
    `GREEN: n_state = `YELLOW;
    `YELLOW: n_state = `RED;
    `RED: n_state = `GREEN;
    //default: n_state = `GREEN;
    endcase
end
```







Count the number of total lines>> wc –l *filename*

 $\square \ Coverage = \left(1 - \frac{warning \ lines}{total \ lines}\right) \times 100\%$



Appendix


GUI of Superlint






Import Design

>> analyze -v2k ./traffic_light.v




Elaborate (1/3)

> elaborate -bbox true -top traffic_light




LPHPLAB VI SI Design | AB

Elaborate (2/3)




(PHPLDB)

Elaborate (3/3)




Set Clock (1/3)

Open clock viewer -> Right click -> Declare Clock



Set Clock (2/3)


■ Type your clock name (>> clock clk)






Set Clock (3/3)

Clock is valid




Set Reset

>> reset rst



Set Rule (1/2)

Configure Superlint checks -> LINT



Set Rule (2/2)

Choose the rules you want to check

Filter Items		
·		
Tags	Severity	Message
□ NAMING	beventy	"Naming convention checks"
BLK_NF_NMCV FNC_NF_NMCV IDN_NF_SCA IDN_NF_ESCA IDN_NF_SMCV INS_NF_NMCV	Warning	"Begin/end block name '% "Function name '%s' does "Identifier '%s' contains ch "First character of identifie "Identifier '%s' contains e "Instance name '%s' does "Integer variable name '% "Module name '%s' does "Parameter name '%s' doe "Real variable name '%s' does not "Signal name '%s' does not "Wire name '%s' does not "Only File format checks" "Inconsistent ordering of "%s name '%s' does not f "File name '%s' does not f "The file name '%s' is mis "Identifier '%s' does not f "Ithe file name '%s' is mis "Identifier '%s' does not f "Ithe file name '%s' does not f "Ithe fi

Generate Superlint checks

