



Lab Session 2

Design and Simulation of Priority Encoder and Ripple Carry Adder

Advisor: Lih-Yih Chiou

Speaker: Sylvia

Date: 2021/3/3




Outline

- Introduction
- Design of priority encoder
 - ➔ Truth table and Boolean equation
 - ➔ Verilog code
- Design of adder
 - ➔ Half adder & Full adder
 - ➔ 5-bit ripple carry adder
- Testbench
- Compile & Simulation
- Lab Session 2
- Superlint Tutorial


Introduction

- A priority encoder is a device that compresses several inputs into a smaller number of outputs.
- An adder is a digital circuit that performs addition of number.
- The following are block diagrams of 4-to-2 priority encoder, full adder and 5-bit ripple carry adder.



Truth table and Boolean equation

Block diagram



Boolean equation


$$O0 = \sim I3 \sim I2 I1 + I3$$

$$O1 =$$

Truth table

Inputs				Outputs	
I3	I2	I1	I0	O1	O0
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1

Schematic view




Verilog Code

□ Implement O0 logic with Verilog code

```


9    // Module name and I/O port
10   module encoder(I3,I2,I1,I0,O1,O0);
11
12   // Input and output ports declaration
13   input  I3,I2,I1,I0;
14   output O1,O0;
15
16   // Circuit
17
18   //O0 structural coding
19   wire i3, i2, o0;
20   not(i3,I3);
21   not(i2,I2);
22   and(o0,i3,i2,I1);
23   or(O0,I3,o0);
24
25   //O1 structural coding
26
27
28
29
30   endmodule

```




Half Adder & Full Adder

- True table of half adder □ True table of full adder



Inputs		Outputs	
A	B	C	S
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0





Inputs			Outputs	
A	B	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

5-bit Ripple Carry Adder(1/2)

- Design a 5-bit ripple carry adder using five full adders.

→ Hierarchical Coding



5-bit Ripple Carry Adder(2/2)

Module instantiation

→ Positional mapping

FullAdder FullAdder0(A, B, Cin, S, Cout);

→ Named mapping ← Recommended !!!


FullAdder FullAdder0(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));

instance name


```

8  `include "../ProbB/FullAdder.v"
9  // Module name and I/O port
10 module ripple_adder(A,B,S,Cout,ov_flag);
11
12  // Input and output ports declaration
13  input [4:0] A,B;
14  output [4:0]S;
15  output Cout, ov_flag;
16
17  //wire
18  wire [3:0] c;
19
20  // Circuit
21  FullAdder FullAdder0(.A(A[0]),.B(B[0]),.Cin(0),.S(S[0]),.Cout(c[0]));
22  FullAdder FullAdder1(.A(A[1]),.B(B[1]),.Cin(c[0]),.S(S[1]),.Cout(c[1]));
23  ...
24
25  endmodule

```



5-bit add/sub Ripple Carry Adder



Signal	Type	Bits	Description
A	Input	5	First operand
B	Input	5	Second operand
addsub	Input	1	If addsub is 0, operator is addition. If addsub is 1, operator is subtraction.
S	Output	5	Result after calculating
Cout	Output	1	Carry bit
ov_flag	Output	1	If result overflows, ov_flag pull to 1. Otherwise, ov_flag is 0.

Adder/Subtractor and Overflow


- addsub=0, $X + Y = X + Y + 0$
- addsub=1, $X - Y = X + \bar{Y} + 1$ (**2's complement**)
- Overflow

→ 3-bit binary numbers

◆ 2's complement, Range: -4 ~ 3

◆ Out of range called overflow

→ Example (addsub=0)




sign bit (positive:0, negative:1)

Carry:	0	1		
	1	0	0	1
+ 3	+	0	1	1
+ 4		1	0	0

Carry:	1	0		
	-3	1	0	1
+ -2	+	1	1	0
-5		0	1	1

Testbench

□ Generate patterns to verify DUV



```

9  module encoder_tb;
10     reg    I3,I2,I1,I0;
11     wire   O1,O0;
12
13
14     encoder encoder(.I3(I3),.I2(I2),.I1(I1),.I0(I0),.O1(O1),.O0(O0));
15
16     integer i;
17
18     initial
19     begin
20         {I3,I2,I1,I0} = 4'd0;
21
22         for (i = 0; i < 15; i = i + 1)
23         begin
24             #10 {I3,I2,I1,I0} = i;
25             $monitor ("%d ns: input = %b%b%b%b, output = %b%b" , $time,I3,I2,I1,I0,O1,O0);
26         end
27
28         #10 $finish;
29     end
30
31     initial
32     begin
33         `ifdef FSDB
34             $fsdbDumpfile("encoder.fsdb");
35             $fsdbDumpvars(0, encoder);
36         `endif
37     end
38
39 endmodule
  
```

Module name and pins

Module instantiation

Input patterns declaration

I/O ports monitoring

Waveform file generation

Compile & Simulation (1/3)

□ Compile

- ➔ To compile your code, please enter the following command
- ➔ `% ncverilog encoder.v`

□ Simulation

- ➔ To run simulation, please enter the following command
- ➔ `% ncverilog encoder_tb.v encoder.v +access+r`
`+define+FSDB` → `dump .fsdb (waveform)`
- ➔ Make sure your code can compile and simulate under the SoC Lab environment.

Compile & Simulation (2/3)


□ Terminal view (4-to-2 priority encoder)

```

10 ns: input = 0000, output = 00
20 ns: input = 0001, output = 00
30 ns: input = 0010, output = 01
40 ns: input = 0011, output = 01
50 ns: input = 0100, output = 10
60 ns: input = 0101, output = 10
70 ns: input = 0110, output = 10
80 ns: input = 0111, output = 10
90 ns: input = 1000, output = 11
100 ns: input = 1001, output = 11
110 ns: input = 1010, output = 11
120 ns: input = 1011, output = 11
130 ns: input = 1100, output = 11
140 ns: input = 1101, output = 11
150 ns: input = 1110, output = 11

```


Debug!



Inputs				Outputs	
I3	I2	I1	I0	O1	O0
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1


□ Waveform

→ % nWave &



Compile & Simulation (3/3)

How to reload waveform



Lab Session 2 (1/2)

- ❑ Please complete Lab Session 2 by yourself.
 - ➔ Prob A: Go through design steps and implement a 4-to-2 priority encoder
 - ➔ Prob B: Implement a full adder with structural coding
 - ➔ Prob C: Design a 5-bit add/sub ripple carry adder with hierarchical coding
- ❑ Due 2020/03/10, Wednesday, 15:00
 - ➔ Please compress your homework in **tar** format and upload it to Moodle.
 - ◆ You must follow the file hierarchy for homework submission.
 - ◆ Make sure your code can be compiled and simulated under SOC Lab environment.
 - ◆ Use **%tar -cvf Lab2_StudentID.tar Lab2_StudentID** to compress your folder. The compressed file you upload should be named as "**Lab2_StudentID.tar**" (Ex. Lab2_E24081234.tar)

Lab Session 2 (2/2)

□ Remark

- ➔ **Warning!** Do not submit your homework in the last minute.
- ➔ **Warning!** Any person found to be dishonest in homework assignments, will receive zero.

□ Commands

Problem		Command
ProbA	Compile	% ncverilog encoder.v
	Simulate	% ncverilog encoder_tb.v encoder.v +access+r +define+FSDB
ProbB	Compile	% ncverilog FullAdder.v
	Simulate	% ncverilog FullAdder_tb.v FullAdder.v +access+r +define+FSDB
ProbC	Compile	% ncverilog ripple_adder.v
	Simulate	% ncverilog ripple_adder_tb.v ripple_adder.v +access+r +define+FSDB


Superlint Tutorial

Target

- ❑ Find bugs without requiring specific test patterns
- ❑ Some example bugs:
 - ➔ Non-synthesizable constructs
 - ➔ Unintentional latches
 - ➔ Unused declarations
 - ➔ Race conditions
 - ➔ Out-of-range indexing
- ❑ Good coding style is important !


Start Superlint

❑ `>> jg -superlint (or >>jg -superlint superlint.tcl)`




Import tcl file (1/2)

□ File -> Tcl Scripts -> Source



Import tcl file (2/2)




Tcl file

```

1  ##-----Dont touch-----##
2  clear -all
3
4  # Config rules
5  config_rtls -rule -enable -domain { LINT }
6  config_rtls -rule -disable -domain { DFT AUTO_FORMAL }
7
8  # ivcad2021_constrain //
9  config_rtls -rule -disable -category { NAMING }
10 config_rtls -rule -disable -tag { IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKY \
11 NAM_NR_REPU EXP_NR_OVFB IFC_NR_DGEL INP_NR_UNRD INS_NR_PODL MOD_NR_PGAT \
12 MOD_NO_IPRG FLP_NR_MXCS FLP_NO_ASRT REG_NR_RWRC }
13 # ivcad2021_constrain //
14
15 ##-----Dont touch-----##
16
17 # import and elaborate design //
18 analyze -v2k ./traffic_light.v; ## modify your file name ##
19 elaborate -bbox true -top traffic_light; ## modify your top module ##
20
21 # Setup clock and reset
22 clock clk; ## modify your clock name ##
23 reset rst; ## modify your reset name ##
24
25 # Extract checks
26 check_superlint -extract

```

Busy state



Error & Warning Information(1/3)

erlint - JasperGold Apps (.../superlint/jgproject) - Main

View Design Reports Application Window Help

Design Setup Superlint Formal Verification Search

M Q. Search the Message Log

Violation Messages View

Description (Order by Category)

- Category: CODINGSTYLE (1)
 - Tag: CAS_NR_DEFN (1)
 - "Case statement incomplete, without a default clause"
- Category: SYNTHESIS (3)
 - Tag: LAT_NR_BLAS (2)
 - "In module/design-unit traffic_light, latch is assigned by"
 - Tag: LAT_NR_MXCB (1)
 - "The latches 'red' in the process/always block are mixed"

Error & Warning Information

Analysis Browser

Module for traffic_light

```

12 module traffic_light(rst,clk,green,yellow,red);
13
14 input rst,clk;
15 output reg green,yellow,red;
16
17 reg [1:0] state,n_state;
18
19 always@(posedge rst or posedge clk)begin
20   if(rst) state <= `GREEN;
21   else state <= n_state;
22 end
23
24 always@(*)begin
25   case(state)
26     `GREEN: n_state = `YELLOW;
27     `YELLOW: n_state = `RED;
28     `RED: n_state = `GREEN;
29     //default: n_state = `GREEN;
30   endcase
31 end
32
33 always@(*)begin

```

Violation Messages View Automatic Formal Properties

on_0

Error & Warning Information(2/3)

JasperGold Apps (.../superlint/jgproject) - Main

Design Reports Application Window Help

Design Setup Superlint Formal Verification Search

M Q. Search the Message Log

Violation Messages View

Description (Order by Category)

- Category: CODINGSTYLE (1)
 - Tag: CAS_NR_DEFN (1)
 - "Case statement incomplete, without a default clause"
- Category: SYNTHESIS (3)
 - Tag: LAT_NR_BLAS (2)
 - "In module/design-unit traffic_light, latch is assigned by"
 - Tag: LAT_NR_MXCB (1)
 - "The latches 'red' in the process/always block are mixed"

double click error or warning

Analysis Browser

lint_messages_1

```

12 module traffic_light(rst,clk,green,yellow,red);
13
14 input rst,clk;
15 output reg green,yellow,red;
16
17 reg [1:0] state,n_state;
18
19 always@(posedge rst or posedge clk)begin
20   if(rst) state <= `GREEN;
21   else state <= n_state;
22 end
23
24 always@(*)begin
25   case(state)
26     `GREEN: n_state = `YELLOW;
27     `YELLOW: n_state = `RED;
28     `RED: n_state = `GREEN;
29     //default: n_state = `GREEN;
30   endcase
31 end
32
33 always@(*)begin

```


show code

Violation Messages View Automatic Formal Properties

traffic_light.v

Error & Warning Information(3/3)

➤ Let's check >> [jaspergold_superlint_reference.pdf](#)



CAS_NR_DEFN

Short Message: *Case statement incomplete, %s.*

```
always@(*) begin
  case(state)
    `GREEN: n_state = `YELLOW;
    `YELLOW: n_state = `RED;
    `RED: n_state = `GREEN;
    //default: n_state = `GREEN;
  endcase
end
```

Superlint Coverage

- Count the number of total lines

>> `wc -l filename`


- $Coverage = \left(1 - \frac{warning\ lines}{total\ lines}\right) \times 100\%$

Appendix

GUI of Superlint


Import Design

 >> analyze -v2k ./traffic_light.v




Elaborate (1/3)


□ >> elaborate -bbox true -top traffic_light



Elaborate (2/3)



Elaborate (3/3)



The screenshot displays the Cadence JasperGold Superlint interface. The main window is titled "(session_0) - JasperGold Apps (.../superlint/jgproject) - Main". The menu bar includes File, Edit, View, Design, Reports, Application, Window, and Help. The toolbar shows various icons for file operations, design setup, and analysis. The interface is divided into several panes:

- Waiver List:** Filter on waiver expression. Below it, it says "<No waiver data>".
- Violation Messages View:** Shows "<No violation check extracted>".
- Analysis Browser:** Displays the module definition for `traffic_light`. The code is highlighted in yellow, and a red circle is drawn around it with the text "your file" in red. The code is as follows:


```

12 module traffic_light(rst,clk,green,yellow,red);
13
14 input rst,clk;
15 output reg green,yellow,red;
16
17 reg [1:0] state,n_state;
18
19 always@(posedge rst or posedge clk)begin
20   if(rst) state <= `GREEN;
21   else state <= n_state;
22 end
23
24 always@(*)begin
25   case(state)
26     `GREEN: n_state = `YELLOW;
27     `YELLOW: n_state = `RED;
28     `RED: n_state = `GREEN;
29     //default: n_state = `GREEN;
30   endcase
31 end
32
33 always@(*)begin

```
- Console:** Shows the command sequence:


```

INFO: reading configuration file "/home/user2/ms108/sylvia108/.config/jasper/jaspergold.conf".
% check superlint -init
% analyze -v2k {/home/user2/ms108/sylvia108/ivcad/lab2/superlint/traffic_light.v} ;
% elaborate -bbox 1 -top {traffic_light}
traffic_light

```

The bottom status bar indicates "Engine ready" and "Console input ready".

Set Clock (1/3)

□ Open clock viewer -> Right click -> Declare Clock

The screenshot shows the Cadence Superlint Clock Viewer interface. The main window is titled "(session_0) - JasperGold Apps (.../superlint/jgproject) - Clock Viewer". The "Clocking Signals" table lists a signal named "clk" with a clock type of "Input" and a sanity check status of "...e Clock - Undeclared". A right-click context menu is open over the "clk" signal, with the "Declare Clock..." option highlighted. The menu also includes options like "Wave Clock", "Remove Waiver", "Show Sanity Check Details", "View COI in Schematic", "Show Load", and "Show Driver". The "Clock Info" panel on the right shows properties for the selected clock, including "Edge Sense" (posedge), "Both Edges" (false), "Status" (undefined), "Number of Connected PSL/SVA Flops" (1), and "Number of Connected Design Flops" (2). The bottom status bar indicates "Tool Ready" and "engine ready".

1

2

Name	Clock Type	Primary Clock	Sanity Check
clk	Input		...e Clock - Undeclared

Property	Value
Edge Sense	posedge
Both Edges	false
Status	undefined
Number of Connected PSL/SVA Flops	1
Number of Connected Design Flops	2


Total: 1

Clocking Signals | Declared Clocks | Design Constants

Tool Ready | engine ready | Console input ready

Set Clock (2/3)

- Type your clock name (>> clock clk)



Set Clock (3/3)

□ Clock is valid

(session_0) - JasperGold Apps (.../superlint/jgproject) - Clock Viewer

File Edit Tools Window Help

Q. Search the Clocking Signals Table

Clocking Signals

Filter on Name

Name	Clock Type	Primary Clock	Sanity Check
clk	Input	-	Clear

Clock Info Aliases Connected Drivers Registers Properties

Edge Sense posedge

Both Edges false

Status defined

Number of Connected PSL/SVA Flops 1

Number of Connected Design Flops 2


Total: 1

Clocking Signals Declared Clocks Design Constants

Tool Ready


Set Reset

□ >> reset rst




Set Rule (1/2)

Configure Superlint checks -> LINT



Set Rule (2/2)

- Choose the rules you want to check



Generate Superlint checks

The screenshot displays the Cadence JasperGold Superlint application. The top toolbar contains a button labeled 'Generate and Prove' (marked with a red circle and the number 1). The 'Violation Messages View' panel shows '<No violation check extracted>'. The 'Analysis Browser' panel shows the module definition for 'traffic_light'. The 'Generate and Prove' dialog box is open, showing the 'Instance Tree' with 'traffic_light (traffic_light)' selected. The 'Generate' button in the dialog box is highlighted with a red circle and the number 2. The console at the bottom displays the following text:

```
NR_FINB,MOD_NR_LDLY,LAT_NR_BLAS,LAT_NR_MXCB,LOP_NR_FCND,MOD_NR_CNDO,REG_NR_MNBA,ALW_NO_LATH,ALW_NO_COMB,ALW_NO_FFLP,MOD_NS_ADAS,ALW_IC_SENL,RST_NR_ASRO,MOD_NR_ASLO,CLK_NR_EDGE,CLK_NR_DDBE,ALW_NO_ETRG,VAR_NO_COMR,MOD_NR_IFSM,LOP_NR_INFL,INP_NR_ASGN,LOP_NR_GLID,CND_NR_CMxz,VAR_NR_OUTr,IDX_NR_ORNG,RST_IS_CPLX,ASG_NR_SUPN,TSK_NR_CLKE,DSG_IS_S TOP,SIG_NO_HIER,MOD_NR_INIB,LOP_NR_SRLG,ASG_NR_NBCB
For message help, type "help -message WSL003"
```