



Outline

- Introduction
- Synthesis flow
- Appendix











Introduction

- Three levels of design and the information that we can get
 - RTL Design & Simulation
 - Logical operations on signals
 - Synthesis
 - Wiring (without placing and routing information), timing
 - Layout
 - Place and route, timing(clock tree synthesis)
- We transform the RTL code into the gate-level code, so we know how the design is implemented with those cells.
- □ To make the simulation more realistic, we use cells that contains timing information.





Introduction

□ Tool : Design Compiler

Company: Synopsys

→ Version : 2018.06

■ Before synthesis, you need to prepare...

→ Your RTL code

tsmc13_neg.v

synopsys_dc.setup





Synthesis flow





Synthesis flow


- Setup library
- Read file
- Define clock specification
- Define operating environment
- Compile
- Report & Analysis
- Save design





Design Compiler


In the terminal, Enter dv.






Open DC

Check if there is any error.







Check whether library setup correctly


X App	olication Se	etup@vlsicad9						×
Cate	gories	Defaults						
	efaults iriables	Search path:	- /usr	/cad/syn	psys	/synthesi	s/cur/dw/sim	_ver
		L <u>i</u> nk library:	* * yo	ur_librar	y.db			
		Target library:	* your	_library.d	lb			
		Symbol library:	* your	_library.s	db			
		Synt <u>h</u> etic library	·:					<u> </u>
1	Þ	* = required						
				<u>R</u> eset	<u> </u>	ОК	Cancel	<u>A</u> pply

X Application S	etup@vlsicad8	×
Categories	Defaults	
Defaults Variables	Search path:ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver	
	Link library: * * slow.db typical.db fast.db dw_foundation.sldb]
	Target library: * slow.db typical.db fast.db	
	Symbol library: * your_library.sdb]
	Synthetic library: dw_foundation.sldb]
1		
	* = required	
		-1-
	Reset ▼ OK Cancel App	oly

fail success



If fail, read dc setup file







If fail, read dc setup file

X Execute Script File@vlsicad9	×
Look in: ProbA ProbB ProbC score command.log	
synopsys_dc.setup tsmc13_neg.v	
File name: synopsys_dc.setup	<u>O</u> pen
Files of type: All Files (*)	Cancel
□ <u>E</u> cho commands □ <u>V</u> erbose	




Check library again

>	Application Se	etup@vlsicad8	×
Γ	 Categories	Defaults	
ľ	Defaults Variables	Search path: _ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver	
		Link library: * * slow.db typical.db fast.db dw_foundation.sldb	
		Target library: * slow.db typical.db fast.db	
		Symbol library: * your_library.sdb	
		Synthetic library: dw_foundation.sldb]
	41 151	* = required	
L	Y		
		<u>R</u> eset ▼ OK Cancel <u>A</u> pp	У



Read Files (1)

File >> Read...





Read Files (2)


Choose toplevel design

X Read Designs@vlsicad8	×
Look in: ☐/home/user2/ms108/kat/source/student/ProbC ☑ ۞ ⊙	
Computer mac_tb.v	
File name: mac.v	<u>O</u> pen
Files of type: Database Files (*.ddc *.ddc.gz *.db *.db.gz *.gdb *.sdb *.pdb *.e	Cancel
Format: Auto	SYNOPSYS.
	222




Read Files (3)

Check if there is any error




Read Files (4)

If current design is not toplevel module, use command current_deign module_name to change current design to toplevel module



LPHPLMB VLSI Design LAB

Open Schematic





Define Clock Specification


- Period
- Waveform
- Uncertainty
 - Skew
- Latency
 - → Source latency (option)
 - Network latency
- Transition
 - Input transition
 - Clock transition







Clock Specification (1/2)







Clock Specification (2/2)

Specify Clock	×
Clock name: clk	
Port name: clk	
□ Remove clock	
Clock creation————————————————————————————————————	
Period: 10	
Edge Value Add <u>e</u> dge pair	1
Rising 5 Remove edge pair	
Talling 10	
Invert <u>w</u> ave form	
Add buffers	on data path to satisfy hold time
0.00 5.00	10
✓ Don't touch network ✓ Fix hold	
	1
OK Cancel <u>A</u> pply	

LPHPLMB VLSI Design LAB

Don't add buffers on clock path


Why fix hold?






Set clock uncertainty & clock latency

- Set clock uncertainty
 - set_clock_uncertainty 0.1 [get_clocks clock_name]



What is clock uncertainty?

- Set clock latency
 - set_clock_latency 0.5 [get_clocks clock_name]



What is clock latency?








Define operating environment

- Set operating conditions
- ☐ Set driving cell
- ☐ Set load
- Set input delay
- Set output delay
- Set wire load model







Operating Conditions



Input delay




Output delay



(PHPLDB)

Wire load



LPHPLMB VLSI Design LAB


Compile Design

File Edit View Select Highlight List Hierarchy Design Attributes Schematic Timing Test Power AnalyzeRTL Wind Compile Design Compile Design Compile Design Compile Ultra Check Design Check Design Report Design Report Design Hierarchy Compile Ultra Check Design Report Design Report Design Hierarchy Compile (on vlsicad9)
Report Design Resources Report Constraints Report Reference Report Ports Report Cells Report Nets Report Nets Report Nets Report Clocks Report Clocks Report Make Power effort: medium Power eff
Report Area Report Compile Options Report Power Analyze Datapath Extrac design_vision> source DC.sdc Report Area Report Area Report Area Report Options C Fix design rules and optimize mapping C Optimize mapping only Fix design rules only Fix hold time only
Information: Setting sdc_version outside or an SDC file has Using operating conditions 'slow' found in library 'slow'. Using operating conditions 'fast' found in library 'fast'. 1 design_vision> Log History design_vision> Ready



Report Timing (1/2)

Command: report_timing






☐ Slack must no less than 0, or it will lead to timing violation

	Point	Incr	Path
)	clock clk (rise edge) clock network delay (ideal) input external delay d[1] (in) U78/Y (XOR2X1) add_0_root_add_0_root_add_31_2/A[2] (grayscale_DW01_a	0.00 0.50 5.00 0.06 0.31	0.00 0.50 5.50 f 5.56 f 5.87 r
	add_0_root_add_0_root_add_31_2/U8/Y (OA21X4) add_0_root_add_0_root_add_31_2/U9/Y (AO21XL) add_0_root_add_0_root_add_31_2/U9/Y (NOR2X1) add_0_root_add_0_root_add_31_2/U2/Y (OR2X1) add_0_root_add_0_root_add_31_2/U12/Y (OA12BB1X2) add_0_root_add_0_root_add_31_2/U12/Y (OADDFHX2) add_0_root_add_0_root_add_31_2/U1_5/CO (ADDFHX2) add_0_root_add_0_root_add_31_2/U1_6/CO (ADDFHX2) add_0_root_add_0_root_add_31_2/U1_6/CO (ADDFHX4) add_0_root_add_0_root_add_31_2/U4/Y (XOR2X1) add_0_root_add_0_root_add_31_2/U1/Y (XOR2X2) add_0_root_add_0_root_add_31_2/SUM[7] (grayscale_DW01	0.00 0.22 0.47 0.21 0.33 0.13 0.21 0.22 0.22 0.24 0.31	5.87 r 6.09 r 6.56 r 6.77 f 7.10 f 7.23 r 7.44 r 7.66 r 7.88 r 8.12 r 8.43 f
	add_39/A[2] (grayscale_DW01_inc_0) add_39/U1_1_2/C0 (ADDHX1) add_39/U3/Y (AND2X2) add_39/U6/Y (AND2X4) add_39/U2/Y (AND2X2) add_39/U13/Y (NAND2X1) add_39/U1/Y (XOR2X2) add_39/SUM[7] (grayscale_DW01_inc_0) U40/Y (A0I22X2) U39/Y (OAI21X2) q_reg[7]/D (DFFRX2) data arrival time	0.00 0.34 0.28 0.20 0.25 0.20 0.20 0.00 0.17 0.15	8.43 f 8.77 f 9.06 f 9.26 f 9.50 f 9.70 r 9.90 r 10.07 f 10.22 r 10.22 r
	clock clk (rise edge) clock network delay (ideal) clock uncertainty q_reg[7]/CK (DFFRX2) library setup time data required time	10.00 0.50 -0.10 0.00 -0.18	10.00 10.50 10.40 10.40 r 10.22 10.22
	data required time data arrival time		10.22 -10.22
	slack (MET)		0.00



Report Area

Command: report_area



Report Power


Command: report_power

		March 2015 Design Vision - TopLevel.1 (grayscale)										
	<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> elect	<u>H</u> ighlight	L <u>i</u> st	<u>H</u> ierarchy	<u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic	<u>T</u> imi	ng <u>T</u> es
■ Report Power						×	★ 🖈 📗	Compi	ile Design			grayso
Report for									ile <u>U</u> ltra		×	
Summary only							A		Design		F	
All nets/cells [g]											— <u>L</u>	(
C Only nets/cells:					<u>S</u> elect	ion			t <u>D</u> esign			(grays
Report options									t Design <u>H</u> ie		7/C0 (
Report options	1 [t Design <u>R</u> e			(XOR2X gra
☐ Show nets histogram		□ Use	hierarch	ical format	t[<u>z]</u>		1205.1		t Constra <u>i</u> nt			, ,,,,,,
Exclude values <=		<u>H</u> ier	rarchy le	vels:			0.0		t Re <u>f</u> erence	2		
Exclude val <u>u</u> es >=	W	orst nu	mber:				0.0 0.0	Kepor	t <u>P</u> orts			
Analysis effo <u>r</u> t: low ▼	-	ort mod					6440.0		t <u>C</u> ells			lay
□ No line split	□ Verbose			1205.1		t <u>N</u> ets						
					7645.1				t Cloc <u>k</u> s			
□ Exclude <u>p</u> ower of boundary nets	□ R	eport c	umulati	ve power[k	<u>[</u>]				t <u>A</u> rea	1		
☐ <u>Traverse</u> hierarchy at all levels									t Compile <u>O</u>	ptions	·	
Output options								Repor	t Po <u>w</u> er			
✓ To report viewer								Ana <u>l</u> yz	ze Datapath	n Extraction.	[
☐ To file: Report.txt					Brows	se		Reset	Current De	esign	F	
✓ Appe <u>n</u> d to file			2				644	0.03228	8			
		(OK	Cal	ncel <u>A</u> pp	oly	126	5. 15404	6 F	ower u	nit	:μW



Save File

The Verilog file after synthesis



SDF File:

write_sdf -version 2.1 -context verilog -load_delay net filename.sdf








Post Simulation

- In your test bench
 - Apply delay in your design use command :
 - \$sdf_annotate("sdf_file_name", module_instance_name)

```
mac m1(.clk(clk),.rst(rst),.clear(clear),.w_w(w_w),.w_in(w_in),.if_w(if_w),.if_in(if_in),.out(out));
  `ifdef syn
  initial $sdf_annotate("mac_syn.sdf",m1);
  `endif
```

Post sim waveform





Work with tcl

```
🔚 DC.sdc 🔀
    # operating conditions and boundary conditions #
    set cycle 10.0
                         ;#clock period defined by designer
   create clock -period $cycle [get ports clk]
   set fix hold
                              [get clocks clk]
   set_dont_touch_network [get_clocks clk]
   set clock uncertainty 0.1 [get clocks clk]
    set clock latency 0.5 [get clocks clk]
    set input delay 5
                          -clock clk [remove from collection [all inputs] [get ports clk]]
11
    set output delay 0.5
                          -clock clk [all outputs]
                           [all outputs]
    set load
                    0.1
                           [all inputs]
    set drive
                    0.1
    set_operating_conditions -max slow -min fast
16
    set wire load model -name tsmc13 wl10 -library slow
18
    set_max_fanout 20 [all_inputs]
```






Work with tcl

- Setup library
- Read file
- Read script
- Compile
- Check report
- Save design



Work with tcl

How to read script





Reference

☐ (C104) Logic Synthesis with Design Compiler training manual







LPHPLAB VLSI Design LAB

The DC Setup File

```
🔚 synopsys_dc.setup 🗵
   set company "CIC"
   set designer "Student"
   set CellLibraryPath /usr/cad/CBDK/CBDK_IC_Contest_v2.1/SynopsysDC/db
   set search path
                    ". $CellLibraryPath $search path"
   set target_library " slow.db typical.db fast.db"
   set synthetic_library "dw_foundation.sldb"
   set min lib slow.db -min fast.db
                                      ; #for core lib
   set verilogout no tri true
   set hdlin_enable_presto_for_vhdl "TRUE"
   set sh_enable_line_editing true
   history keep 100
   alias h history
```


Name	Temperature	Voltage
Slow	125	1.62
Typical	25	1.8
Fast	-40	1.98





- Setup time & hold time
 - Setup time: the amount of time the data at the synchronous input (D) must be stable before the active edge of clock.
 - Hold time: the amount of time the data at the synchronous input (D) must be stable after the active edge of clock.
- Launch edge & latch edge:
- Latch Launch Edge Edge


- Arrival time
 - Data arrival time (launch edge + clock source -> FF1/CK + $FF1/CK \rightarrow FF1/Q + FF1/Q \rightarrow FF2/D$
 - Clock arrival time (latch edge + clock source -> FF2/CK)








- Setup time violation (data path too long)
 - → Clock arrival time < Data arrival time + setup time
 - How to fix?
 - Add clock period
 - Add flip-flops in longest clock path
- □ Hold time violation (data path too short)
 - Clock arrival time + hold time > Data arrival time
 - How to fix?
 - Fix hold (add buffers in data path)
 - Incremental compile









Timing violation

Incremental compile



Clock uncertainty

- □ Clock uncertainty ≈ clock skew + clock jitter
- Clock skew
 - → The maximum difference between the arrival of clock signals at sequential cells in one clock domain or between domains




Clock skew = 1.2 - 1.0 = 0.2 (ns)

- Clock jitter
 - the timing variations of a set of signal edges from their ideal values



Clock latency

- What is clock latency
 - Source latency
 - Propagation time from the actual clock origin to the clock definition point in the design
 - Network latency
 - Propagation time from the clock definition point in the design to the register's clock pin







Thank you For your attention!!