

Lab Session 3

Using NC-Verilog & Verdi

Advisor: Lih-Yih Chiou

Speaker: Juliana

Date: 2020/02/24



Outline

1. Introduction
2. Creating/Editing Verilog Source Code
3. Compiling & Simulating using NC-Verilog
4. Viewing Waveform using Verdi

Introduction (1/2)

- **NC-Verilog**是**Cadence**公司發展的HDL Simulator tool。
- HDL為Hardware Description Language的簡寫，顧名思義即為描述硬體的語言。
- 主要功能：
 - ➔ 檢查HDL code語法有沒有問題。
 - ➔ 對HDL code模擬出真實電路的行為，同時可以產生波形以利確認與驗證電路。
 - ➔ 支援Behavioral、RTL、Gate-level等階層的co-simulation。

Introduction (2/2)

- **Debussy**是**Spring Software**公司發展的HDL Debug & Analysis tool . 現在改名為**Verdi**.
- 它強大的功能在：能在HDL source code 、 schematic diagram 、 waveform 、 state bubble diagram做即時的trace.
- **Debussy**本身沒有模擬器，所以要透過外部來模擬(如 NcVerilog, VCS, ModelSim).

Copy & opening example files

□ File location :

→ Download Lab1.tar from moodle.

In SOC:

01~30: vlsicad6

31~60: vlsicad8

61~ : vlsicad9

In Computer classroom A

140.116.156.6/8/10

□ Step : Key in the following command at your personal directory.

→ Open Xming

→ Login your account with Putty.

→ Change your password.(CMD:passwd)

→ Create a Lab2 directory.(CMD:mkdir Lab2)

→ Upload Lab2.tar to your Lab2 directory with FileZilla.

→ cd Lab2

→ Decompress Lab2.tar to original directory.(CMD:tar -xvf Lab2.tar)

→ ls (there should be 3 .v files(test1.v,test2.v,test_tb.v)!!)

→ CMD:gedit (filename)

Editing Verilog Source Code

```
7 `timescale 1ns/10ps
```

```
8 `ifdef T1
```

```
10 `include "test1.v"
```

```
11 `endif
```

```
17 module test_tb();
```

```
20 `ifdef T1
```

```
21   reg in1 , in2;
```

```
22   wire out1 , out2;
```

```
23   test1 t0(.out1(out1), .out2(out2), .in1(in1), .in2(in2));
```

```
24 `endif
```

```
47 initial begin
```

```
49   `ifdef T1
```

```
50     in1 = 0; in2 = 1;
```

```
51     #10 in1 = 1; in2 = 1;
```

```
52     #10 in1 = 0; in2 = 0;
```

```
53     #10 in1 = 1; in2 = 0;
```

```
54   `endif
```

```
55 `endif
```

```
57 `ifdef T2
```

```
58   in1 = 0; in2 = 0;
```

```
59   #10 in1 = 1; in2 = 1;
```

```
60   #10 in1 = 0; in2 = 1;
```

```
61   #10 in1 = 1; in2 = 0;
```

```
62 `endif
```

```
63 `endif
```

```
64 #20 $finish;
```

```
65 end
```

```
66 end
```

```
68 initial begin
```

```
69   $fsdbDumpfile("test.fsdb");
```

```
70   $fsdbDumpvars;
```

```
71 end
```



Timescale of the simulation

Include file

Display inputs & outputs information

Declare module instance name

Test Patten Setting:
Input test patterns

Simulation Env. Setting:
Create a waveform file .fsdb

Compiling & Simulating Using NC-Verilog(1/4)

□ To compile & simulate the verilog code:

Just Compile the test1.v

```
>ncverilog test1.v
```

Compile & simulate the test1.v & test_tb.v

```
>ncverilog test_tb.v +define+T1+FSDB +access+r
```

← Dump .fsdb file

Compile & simulate the test2.v & test_tb.v

```
>ncverilog test_tb.v +define+T2+FSDB +access+r
```

Compiling & Simulating Using NC-Verilog(2/4)

```

xterm
Writing initial simulation snapshot: worklib.test_tb.v
vlsicad1:/home/user1/jason/VLSI_CAD_TA/Lab2/ ncvlog test_tb.v +access+r
ncvlog: 08.10-n002: (c) Copyright 1995-2000 Synopsys, Inc.
file: test_tb.v
    module worklib.test1:v
        errors: 0, warnings: 0
    module worklib.test_tb:v
        errors: 0, warnings: 0
ncvlog: *U,LIBNOU: Library "/usr/cad/synopsys/synthesis/cur/dw/sim_ver/" given
Total errors/warnings found outside modules and primitives:
    errors: 0, warnings: 1
    Caching library worklib ..... Done
Elaborating the design hierarchy:
Building instance overlay tables: ..... Done
Generating native compiled code:
    worklib.test1:v <0x7262dc5b>
        streams: 0, words: 0
    worklib.test_tb:v <0x5e0bd9ec>
        streams: 6, words: 1074
Loading native compiled code: ..... Done
Building instance specific data structures.
Design hierarchy summary:
      Instances  Unique
Modules:         2      2
Registers:       2      2
Scalar wires:    4      -
Initial blocks:  3      3
Cont. assignments: 0      2
Pseudo assignments: 2      2
Simulation timescale: 10ps
Writing initial simulation snapshot: worklib.test_tb.v
Loading snapshot worklib.test_tb.v ..... Done
ncsim> source /usr/cad/cadence/IUS/cur/tools/inca/files/ncsimrc
ncsim> run
    0in1=0 , in2=1 , out1=0 , out2=1
    10in1=1 , in2=1 , out1=1 , out2=1
    20in1=0 , in2=0 , out1=0 , out2=0
    30in1=1 , in2=0 , out1=0 , out2=1
    40in1=1 , in2=1 , out1=1 , out2=1
Simulation complete via $finish(1) at time 60 NS + 0
./test_tb.v:23 #20 $finish;
ncsim> exit
vlsicad1:/home/user1/jason/VLSI_CAD_TA/Lab2/

```

Command

Compiling results & error messages

Simulation results


Compiling & Simulating Using NC-Verilog(3/4)


□ Three NC-Verilog message levels

- *Warning message* - indicate that there may be something wrong with the model and continue to run
- *Error message* - indicate that a user error has occurred at compile time or at run time
- Information message - provide information about your source description


Compiling & Simulating Using NC-Verilog(4/4)


Some common syntax error messages

1.  **缺少分號**
 ncvlog: *E,EXPSMC (test1.v,7|5): expecting a semicolon (';') [12.3.2(IEEE)].
 ('include file: test1.v line 7, file: test_tb.v line 2)
 output out1 out2;

2.  **使用未宣告變數**
 ncvlog: *E,UNIDN (test1.v,10|22): 'in3': undeclared identifier [12.5(IEEE)].
 ('include file: test1.v line 12, file: test_tb.v line 2)
 module worklib.test1:v
 errors: 1, warnings: 0
 ncvlog: *W,LIBNOU: Library "/usr/cad/synopsys/synthesis/cur/dw/sim_ver/" given bu

3.  **缺少endmodule**
 ncvlog: *E,EXPENM (test_tb.v,5|5): expecting the keyword 'endmodule' [12.1(IEEE)]
 *
 module worklib.test1:v

4.  **assign需使用blocking語法**
 ncvlog: *E,CNAMBB (test1.v,9|13): continuous assignment must be blocking, not non
 blocking [6.1][6.1.2(IEEE)].
 ('include file: test1.v line 12, file: test_tb.v line 2)

5.  **reg語法使用錯誤**
 ncvlog: *E,RANDTL (test1.v,10|10): a reg is not a legal lvalue in this context [6
 .1.2(IEEE)].
 ('include file: test1.v line 12, file: test_tb.v line 2)

Viewing Waveform using Verdi (0/6)


□ Debussy four components:

nTrace 、 **nWave** 、 **nSchema** 、 **nState**


- **nTrace** -- Hypertext source code analysis and browse tool (為 Debussy & 所開啟的主畫面).
- **nWave** -- Waveform analysis tool (看波形, 可由 nTrace 內開啟).
- **nSchema** -- Hierarchy schematic generator (看方塊圖, 可由 nTrace 內開啟).
- **nState** -- Finite State Machine Extraction and analysis tool (看 FSM 流程圖, 可由 nTrace 內開啟).

Viewing Waveform using Verdi (1/6)


啟動： 鍵入`verdi` & 開啟nTrace window如下



Viewing Waveform using Verdi (2/6)




Viewing Waveform using Verdi (3/6)



OR:
CMD:nWave &

Viewing Waveform using Verdi (4/6)



Viewing Waveform using Verdi (5/6)


1 Click the "Get Signals"

2 Select the signals to be monitored

in1	out1	LOGIC_LOW	BLANK
in2	out2	LOGIC_HIGH	

3 Click the "OK" button


Viewing Waveform using Verdi (6/6)




in1	0	1	0	1
in2	1	1	0	0
out1	0	1	0	0
out2	1	1	0	1

Libre writer(1)

- Libre writer類似windows的office word，同學打報告時可使用本程式。(新電腦請從應用程式裡找Office)



Libre writer(2)



Lab1 mini lab:

1. 改用test2.v並以NC-Verilog進行模擬.
2. 將test2.v的error全部修正完畢.
3. 利用nWave看結果波形.

Thank you for
your attention!!