

Lab Session 5 Design of FSM and Memory

Instructor: Lih-Yih Chiou

TA: Michael

Date: 2021/03/24







Outline

- FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM





Outline


- **□** FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM





FSM Introduction (1/2)

- A Finite State Machine (FSM) is generic sequential system that consists both combinational networks and memory elements.
- Storage elements hold the machine's state
- The machine's inputs and outputs are called primary inputs and primary outputs








FSM Introduction (2/2)

- General FSM design procedure:
 - 1) Determine the inputs and outputs of the system
 - 2) System control pins (clk, rst ...)
 - 3) Determine number of possible operating states of the machine
 - 4) Construct the state diagram
 - 5) State reductions if possible
 - 6) Derive the Boolean Equations for each state and the output in terms of the inputs and control signals.
 - 7) Implement the circuit







Outline


- FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM





Moore Machine (1/2)

- ☐ The primary outputs depend only on the state
- State diagram and state table are used to describe a Finite State Machine
- Example of a system with the following configuration







Moore Machine (2/2)

- Use binary numbers to represent each state
 - parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
- Reading data input and changes state for every clock cycles
- Upon rst, machine goes back to state SO
- Next state will be determined by current state and

Current	Next State		gout
State	din=0	din=1	qout
S0=00	S0	S2	0
S1=01	S 0	S2	1
S2=10	S2	S 3	0
S3=11	S 3	S 1	1



Verilog Code & Testbench


```
module moore (clk, rst, din, qout);
    output qout;
    input clk, rst, din;
    reg gout;
    reg [1:0] cs, ns;
    parameter s0 = 2'b00,
10
               s1 = 2'b01,
11
               s2 = 2'b10,
12
               s3 = 2'b11;
13
   □always @(posedge clk or posedge rst) begin
      if (rst)
16
        cs <= s0;
17
      else
18
        cs <= ns;
19
20
   palways @ (cs or din) begin
   d case (cs)
23
        s0: ns = ...;
24
        s1: ns = ...;
25
        s2: ns = ...;
26
        s3: ns = ...;
27
      endcase
28
    end
29
  □always @(cs) begin
31 case (cs)
32
        s0: qout = ...;
33
        s1: qout = ...;
        s2: qout = ...;
34
35
        s3: qout = ...;
36
      endcase
37
    end
38
    endmodule
```

```
timescale 1ns/10ps
     `include "moore.v"
    module moore tb;
    reg clk, rst, din;
                        //inputs
    wire gout;
                         //outputs
    moore m0 (.gout(gout), .clk(clk), .rst(rst), .din(din));
   pinitial $monitor($time, " clk=%d, rst=%d, din=%d, qout=%d",
    clk, rst, din, qout);
13
14
    initial clk = 1'b0;
    always #10 clk = ~clk;
16
17 pinitial begin
18
          rst=1;
19
      #20 rst=0; din=0;
      #20 din=1;
21
      #20 din=0;
22
      #20 din=1;
      #20 din=0;
24
      #20 din=1;
25
      #20 din=0;
      #20 $finish;
27
29 pinitial begin
      `ifdef FSDB
31
      $fsdbDumpfile("moore.fsdb");
      $fsdbDumpvars;
33
      `endif
34
      #10000 $finish;
   end
36
    endmodule
```




LPHPLMB VLSI Design LAB

Simulation Results



```
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
nosim> run
                   0 clk=0, rst=1, din=x, qout=0
                  10 clk=1, rst=1, din=x, qout=0
                  20 clk=0, rst=0, din=0, qout=0
                  30 clk=1, rst=0, din=0, qout=0
                  40 clk=0, rst=0, din=1, qout=0
                  50 clk=1, rst=0, din=1, qout=0
                  60 clk=0, rst=0, din=0, qout=0
                  70 clk=1, rst=0, din=0, qout=0
                  80 clk=0, rst=0, din=1, qout=0
                  90 clk=1, rst=0, din=1, qout=1
                 100 clk=0, rst=0, din=0, qout=1
                 110 clk=1, rst=0, din=0, qout=1
                 120 clk=0, rst=0, din=1, qout=1
                 130 clk=1, rst=0, din=1, qout=1
                 140 clk=0, rst=0, din=0, qout=1
                 150 clk=1, rst=0, din=0, qout=0
Simulation complete via $finish(1) at time 160 NS + 0
./moore_tb.v:25
                        #20 $finish:
ncsim> exit
```







Outline


- FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM






Mealy Machine (1/2)

- ☐ The primary outputs are a function of both the primary inputs and states
- System detecting sequence of 010 from input data
- Construct the state diagram and state table as below:



Current	Next State, output		
State	din=0	din=1	
S0=00	S1,0	S0,0	
S1=01	S1,0	S2,0	
S2=11	S1,1	S0,0	





Mealy Machine (2/2)

☐ The Verilog Code for the Mealy machine is as shown below

```
module mealy (clk, rst, din, qout);
    output qout;
    input clk, rst, din;
    req qout;
    reg [1:0] cs, ns;
    parameter s0 = 2'b00,
10
              s1 = 2'b01,
11
              s2 = 2'b10;
12
   palways @(posedge clk or posedge rst) begin
14
      if (rst)
15
        cs <= s0;
16
      else
       cs <= ns;
17
18
   lend
```

```
palways @(cs or din) begin
21 | case (cs)
      s0: ns = ...;
      s1: ns = ...;
      s2: ns = ...;
    default: ...;
      endcase
    end
   palways @ (cs or din) begin
30 d case (cs)
31
        s0: qout = ...;
32
     s1: qout = ...;
33
        s2: qout = ...;
34
        default: ...;
35
      endcase
36 Lend
37
    endmodule
38
```





Outline

- FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM





Memory Elements

- Memory is a collection of binary storage cells together with associated circuits needed to transfer information
- During read operation, a specific word is selected by applying k-bit address and the selected word will be put on data output
- During write operation, the input address selects the memory location to be written with the data appear at the data input



Random-Access Memory

```
`timescale 1ns/10ps
 2
     module RAM (CK, A, WE, OE, D, Q);
 4
 5
     /*Please rewrite this example code according to the assignment*/
       input
                     CK;
       input [3:0] A;
 8
       input
 9
                     WE;
       input
                     OE;
11
       input [15:0] D;
12
       output [15:0] Q;
13
14
              [15:0] Q;
                                                                                 16 D
       reg
15
              [3:0] latched A;
       reg
              [15:0] memory [0:15];
16
       req
17
                                                            CK
18
       always @ (posedge CK) begin
19
         if (WE) begin
                                                                                   RAM
20
           memory[A] <= D;
21
         end
22
         latched A <= A;
                                                           WE
23
                                                                                 16x16bit
24
       end
                                                            OE
25
26
       always @ (*) begin
27
         if (OE) begin
                                                                                16
28
           Q = memory[latched A];
29
         end
30
         else begin
31
           Q = 16'hz;
32
         end
33
       end
34
35
     endmodule
```



Testbench


```
`timescale 1ns/10ps
 2
     `include "RAM.v"
    module RAM tb;
                  clk, read enable, write enable;
       reg
      reg [15:0] data in;
      reg [3:0] address;
      wire[15:0] data out;
      integer
                  i;
      RAM ram1 (clk, address, write enable, read enable, data in, data out);
      initial clk=1'b0;
10
11
      always #10 clk=~clk;
12
      initial begin
13
            read enable=0; write enable=0;
            address=4'd0;
                              data in=16'd0;
14
15
        #20 read enable=0;
                              write enable=0;
16
        #20 write enable=1;
17
             address = 4'd0; data in=16'h0;
         // Please add some test pattern to verify your module
18
19
20
         // Display result
21
        #20[for(i=0;i<16;i=i+1)]
            $\display(\$time, " RAM[\%d]=\%h, ", i, raml.memory[i]);
22
23
         #20 $finish;
24
       end
25
      initial begin
26
         `ifdef FSDB
27
           $fsdbDumpfile("RAM.fsdb");
28
           $fsdbDumpvars;
29
         `endif
         #10000 $finish;
30
31
       end
32
    endmodule
```

LPHPLHB VLSI Design LAB

Simulation Result

```
300 RAM[
                       0]=0000,
300 RAM[
                       1] = x \times x \times x
300 RAM[
                       2]=0008,
300 RAM[
                       3] = xxxx
300 RAM[
                       4] = x \times x \times x
300 RAM[
                       5] = xxxx,
300 RAM[
                       6] = xxxx
300 RAM[
                       7]=00aa,
                       8]=0006,
300 RAM[
300 RAM[
                       91 = xxxx,
300 RAM[
                      101 = xxxx,
300 RAM[
                      11] = xxxx
                      12] = xxxx
300 RAM[
                      13]=00cd,
300 RAM[
300 RAM[
                      141 = x \times x \times x
300 RAM[
                      15] = xxxx
```

Simulation complete via \$finish(1) at time 320 NS + 0 ./RAM_tb.v:41 #20 \$finish; ncsim> exit







Outline

- FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM



LPHPLMB VLSI Design LAB

26

27

28

end

end

endmodule

Read-Only Memory

```
`timescale 1ns/10ps
     module ROM (CK, A, OE, Q);
     /*Please rewrite this example code according to the assignment*/
       input
                     CK;
       input [3:0] A;
       input
                     OE;
       output [15:0] Q;
10
11
                                                     CK
12
       req
              [15:0] Q;
                                                                        ROM
13
       reg
            [3:0] latched A;
14
            [15:0] memory [0:15];
       reg
15
16
       always @ (posedge CK) begin
                                                                       16x16bit
                                                     OE
17
         latched A <= A;
18
       end
19
                                                                      16
20
       always @ (*) begin
21
         if (OE) begin
           Q = memory[latched A];
22
23
         end
24
         else begin
25
           0 = 16'hz;
```



Load Data into Memory

- Test program "ROM_data.dat" contains the values that are stored in the memory.
- Added the following block into the testbench to load "ROM_data.dat" into ROM.

```
initial begin
```

File name

\$readmemh("ROM data.dat", rom1.memory);

end

Hierarchical name

- □ The system task \$readmemb (read in binary) and \$readmemh (read in hex) will read data in specified file.
- It takes 2 arguments, the file name and the memory register's hierarchical name. It reads the data into the memory register.

Testbench

```
`timescale 1ns/10ps
    `include "ROM.v"
    module ROM tb;
                   clk;
      reg
                   rst;
      reg
 6
                   read enable;
      req
 7
      reg [3:0] address;
      wire [15:0] data out;
 8
 9
10
      ROM rom1 (clk, address, read enable, data out);
11
12
      initial clk=1'b0;
      always #10 clk=~clk;
13
14
15 ₽
      initial begin
16
            clk = 0; rst = 0;
            read enable = 0; address = 4'd0;
17
        #20 \text{ rst} = 1;
18
        #40 rst = 0; read enable = 1;
19
        // Please add some test pattern to verify your module
20
21
22
      end
23
24 ₽
      initial begin
25
        $readmemh("ROM data.dat",rom1.memory);
26
      end
27
28
      initial begin
29
        `ifdef FSDB
30
        $fsdbDumpfile("ROM.fsdb");
31
        $fsdbDumpvars();
32
        #1000 $finish;
33
         `endif
34
      end
    endmodule
```


ROM data.dat

```
0123
   4567
   89ab
   cdef
   ac87
   3344
   28a0
   790a
   241e
10 5398
11
   1ae5
   d123
12
   ff3c
13
   62d0
14
   991a
15
  bd32
```





Simulation Result









Outline

- FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM




Homework

- □ Due day : **2021-04-14, Wed, 15:00**
- Prob A:
 - Design a "Moore Machine" according to given specifications and verify its' functionality.
- Prob B:
 - Design a "Mealy Machine" according to given specifications and verify its' functionality.
- Prob C:
 - Design the "Memory" according to given specifications and verify its' functionality.
- Prob D:
 - Design a "MAC with shift register".
- Prob E :
 - Combining the "Input_memory", "Output_memory", "Controller", "Grayscale" to form a simple system.
- Attention
 - → Make sure all your verilog code can be compiled on the environment in SoC Lab.



Prob A: Moore Machine

- Upon rst, machine goes back to state SO
- Next state will be determined by current state and input




Current	Next State		g avv4
State	din=0	din=1	qout
S0=00	S2	S1	1
S1=01	S1	S0	0
S2=10	S3	S2	0
S3=11	S3	S1	1





Prob B: Mealy Machine

- Upon rst, machine goes back to state SO
- The primary outputs are a function of both the primary inputs and states




Current State	Next State, output		
	din=0	din=1	
S0=00	S1,0	S2,0	
S1=01	S1,1	S2,0	
S2=11	S2,0	S0,1	






Prob C: Memory

- □ C-1:
 - → Design a 65536x24 bits random-access memory
- □ C-2:
 - → Design a 16384x24 bits read-only memory











- ☐ Last lab, we need many ports to input data.
- ☐ We can design a MAC with shift register to reuse the resource.





- Shift register is a cascade of flip flops.
- The output of each flip-flop is connected to the input of the next flip-flop.









Port list

mac

Type	Bits	Description
input	1	clock
input	1	reset
input	1	Set all register to 0
input	1	Write weight enable. When w_w is high, write w_in.
input	1	Write input feature map enable. When if_w is high, write if_in.
input	16	Input weight data
input	16	Input feature map data
output	34	Output data
	input input input input input input input	input 1 input 16 input 16




Waveform



LPHPLAB VLSI Design LAB



☐ How complete a 3*3 convolution?





Prob E : A Simple system

☐ Purpose: Change RGB picture to gray scale picture.







Image Format

- RGB (Red, Green, Blue)
 - Each pixel can be represented in the computer memory or interface as binary values for the red, green, and blue color components.
- Current typical display adapters use 24 bits of information for each pixel.
 - → Each color has 8 bits (0-255)
 - Represent as (255, 0, 0)
 - In hexadecimal #FF0000
- Total color
 - **→** 256 * 256 * 256 = 16,777,216










Image Format

Image decomposed into red, green and blue component.



Red component



Green component



Blue component







Image Format

■ Bitmap image file (.bmp)




B M Size of BMP file (byte) The number of bits per pixel




Image Format

Image(Here we take 800 * 600 picture)





Architecture









Components

- Controller:
 - Control the address, enable signal of memories
 - → If the process is finished, make done=1 to terminate simulation. Make sure that your data has store in Output_memory.
- Grayscale:
 - → Same as Lab3
 - Change RGB(24bits) to Grayscale(8bits)
- Input Memory:
 - Store pixels of the original image
- Output Memory:
 - Store pixels of the processed image





Controller

☐ Port List

Signal	Туре	Bits	Description
clk	input	1	clock
rst	input	1	reset
en_in_mem	output	1	$0 \rightarrow \text{off } 1 \rightarrow \text{on}$
in_mem_addr	output	32	input memory address
en_out_mem	output	1	$0 \rightarrow \text{off } 1 \rightarrow \text{on}$
out_mem_read	output	1	$0 \rightarrow \text{off } 1 \rightarrow \text{on}$
out_mem_write	output	1	$0 \rightarrow \text{off } 1 \rightarrow \text{on}$
out_mem_addr	output	32	output memory address
done	output	1	0 ightarrow uncompleted $1 ightarrow $ completed

×


Output memory read : en_out_mem & out_mem_read are both 1'b1
Output memory write : en_out_mem & out_mem_write are both 1'b1



Controller


State Diagram

** You can design your own FSM in this lab if you want **



Grayscale

- Grayscale
 - → The grayscale operation y = 0.3125r + 0.5625g + 0.125b (0-255)
 - → 24-bit input for pixel RGB value
 - → 8-bit output for pixel grayscale value







Input / Output Memory

- Input Memory
 - → Store pixels of the original image
 - → Memory depth : 800x600=480000
 - → Size per entry: 24-bit (B,G,R)
- Output Memory
 - → Store pixels of the processed image
 - → Memory depth : 800x600=480000
 - → Size per entry: 8-bit

Input Memory



Output Memory







LPHPLMB VLSI Design LAB

Simulation command

nand
log +access+r moore_tb.v +define+FSDB
log +access+r mealy_tb.v +define+FSDB
log +access+r RAM_tb.v +define+FSDB
log +access+r ROM_tb.v +define+FSDB
log +access+r mac_tb.v +define+FSDB
log +access+r mac_tb.v +define+FSDB+syn
log +access+r top_tb.v +define+FSDB+picX(X=1,2,3)
log +access+r top_tb.v +define+FSDB+syn+picX(X=1,2,3)






Outline

- FSM Introduction
- Moore Machine
- Mealy Machine
- Random-access Memory
- Read-only Memory
- Homework
- Memo: Use Verdi to See FSM




LPHPLMB VLSI Design LAB

Memo: Use Verdi to See FSM (1/3)





Memo: Use Verdi to See FSM (2/3)



LPHPLMB VLSI Design LAB

Memo: Use Verdi to See FSM (3/3)







Appendix- Blocking & Non-Blocking

- Recommend :
 - → Combinational -> Blocking Assignment
 - → Sequential -> Non-Blocking Assignment

```
□always @ (*) begin
     A = B;//Blocking assignment
     B = A; //Values of A and B are equal.
 end
□always @ (posedge clk) begin
     A <= B;//Non-Blocking assignment
     B <= A; //A and B swap with each other.
```

Appendix- Full Case

Use "default case" to fulfill all situations.

```
reg [1:0] cs;//2bit states
□always @ (cs) begin
     case (CS)
         2'b00 :...:
         2'b01 :...;
         2'b10 :...;
         2'b11 :...;
     endcase
end
```

```
reg [1:0] cs;//2bit states
□always @ (cs) begin
     case (cs)
         2'b00 :...;
         2'b01 :...;
         default:...;
     endcase
end
```

