



#### **Outline**

- 1. Introduction
- 2. Creating/Editing Verilog Source Code
- 3. Compiling & Simulating using NC-Verilog
- 4. Viewing Waveform using Verdi





#### Introduction (1/2)

- NC-Verilog是Cadence公司發展的HDL Simulator tool。
- □ HDL為Hardware Description Language的簡寫,顧名思義即為描述硬體的語言。
- □ 主要功能:
  - → 檢查HDL code語法有沒有問題。
  - → 對HDL code模擬出真實電路的行為,同時可以產生波形以利確認與驗證電路。
  - → 支援Behavioral、RTL、Gate-level等階層的co-simulation。



#### Introduction (2/2)

- Debussy是Spring Software公司發展的HDL Debug & Analysis tool . 現在改名為Verdi.
- □ 它強大的功能在:能在HDL source code、 schematic diagram、 waveform、 state bubble diagram做即時的 trace.
- □ Debussy本身沒有模擬器,所以要透過外部來模擬(如 NcVerilog, VCS, ModelSim).





#### Copy & opening example files

- File location :
  - Download Lab1.tar from moodle.

In SOC:

01~30: vlsicad6 31~60: vlsicad8 61~ : vlsicad9

In Computer classroom A 140.116.156.6/8/10

- Step: Key in the following command at your personal directory.
  - Open Xming
  - Login your account with Putty.
  - Change your password.(CMD:passwd)
  - Create a Lab2 directory.(CMD:mkdir Lab2)
  - Upload Lab2.tar to your Lab2 directory with FileZilla.
  - cd Lab2
  - Decompress Lab2.tar to original directory.(CMD:tar -xvf Lab2.tar)
  - Is (there should be 3 .v files(test1.v,test2.v,test\_tb.v)!!)
  - CMD:gedit (filename)





#### **Editing Verilog Source Code**

```
Timescale of the
7 'timescale 1ns/10ps
                                                       simulation
                                                2ns
                                    1ns
                                  Include file
9 'ifdef T1
      `include "test1.
11 'endif
17 module test tb();
20 'ifdef T1
                                                                 Display inputs & outputs
     reg in1 , in2;
21
     wire out1 , out2;
22
                                                                 information
     test1 t0(.out1(out1), .out2(out2), .in1(in1), .in2(in2));
23
24 'endif
```

#### 47 initial begin 49 `ifdef T1

65 #20 \$finish;

66 end

#### Declare module instance name

Test Patten Setting: Input test patterns

Simulation Env. Setting: Create a waveform file .fsdb





#### Compiling & Simulating Using NC-Verilog(1/4)

To compile & simulate the verilog code:

Just Compile the test1.v

>ncverilog test1.v

Compile & simulate the test1.v & test\_tb.v

>ncverilog test\_tb.v +define+T1+FSDB

+access+r

Dump .fsdb file


Compile & simulate the test2.v & test tb.v

>ncverilog test\_tb.v +define+T2+FSDB





#### Compiling & Simulating Using NC-Verilog(2/4)





#### Compiling & Simulating Using NC-Verilog(3/4)

- Three NC-Verilog message levels
  - → <u>Warning message</u> indicate that there may be something wrong with the model and continue to run
  - Error message indicate that a user error has occurred at compile time or at run time
  - Information message provide information about your source description



#### Compiling & Simulating Using NC-Verilog(4/4)

■ Some common syntax error messages

```
缺少分號
ncvlog: *E,EXPSMC (test1.v,7|5): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: test1.v line 7, file: test_tb.v line 2)
output out1 out2;
                                        使用未宣告變數
                       .v,10|22): 'in3': undeclared identifier [12.5(IEEE)].
               test1.v line 12, file: test_tb.v line 2)
                         warnings: 0
                          "/usr/cad/synopsys/synthesis/cur/dw/sim_ver/" given bu
                                        缺少endmodule
xterm
ncvlog: *E,EXPENM (test_tb.v,5|5): expecting the keyword 'endmodule' [12.1(IEEE)]
       module worklib.test1:v
                                  assign需使用blocking語法
 xterm
ncvlog: *E,CNAMBB (test1.v,9|13): continuous assignment must be blocking, not non
blocking [6.1][6.1.2(IEEE)].
  include file: test1.v line 12, file: test tb.v line 2)
                                        reg語法使用錯誤
 xterm
                 (test1.v,10|10): a reg is not a legal lvalue in this context [6
  include file: test1.v line 12, file: test_tb.v line 2)
```



#### Viewing Waveform using Verdi (0/6)


- Debussy four components: nTrace ` nWave ` nSchema ` nState
  - → nTrace -- Hypertext source code analysis and browse tool (為 Debussy &所開啟的主畫面).
  - → nWave -- Waveform analysis tool (看波形, 可由nTrace內開啟).
  - → nSchema -- Hierarchy schematic generator (看方塊圖,可由 nTrace內開啟).
  - → nState -- Finite State Machine Extraction and analysis tool (看 FSM流程圖,可由nTrace內開啟).



### LPHPLMI VLSI Design LAE


#### Viewing Waveform using Verdi (1/6)

啟動: 鍵入verdi &開啟nTrace window如下




# **LPHPLDI**V. Sl Design LA

#### Viewing Waveform using Verdi (2/6)



# **LPHPLMB**VLSI Design LAB


#### Viewing Waveform using Verdi (3/6)






## LPHPLMB VLSI Design LAB

#### Viewing Waveform using Verdi (4/6)




#### Viewing Waveform using Verdi (5/6)

**Click the "Get Signals"** 



## LPHPLAB VISI Design LAB

#### Viewing Waveform using Verdi (6/6)




in1	0	1	0	1
in2	1	1	0	0
out1	0	1	0	0
out2	1	1	0	1




#### Libre writer(1)

□ Libre writer類似windows的office word,同學打報 告時可使用本程式。(新電腦請從應用程式裡找Office)



## **LPHPLMB** VLSI Design LAB

#### Libre writer(2)







#### Lab1 mini lab:

- 1. 改用test2.v並以NC-Verilog進行模擬.
- 2. 將test2.v的error全部修正完畢.
- 3. 利用nWave看結果波形.





# Thank you for your attention!!

