





 \square Purpose: do a 3 \times 3 convolution and pooling



 256×256 Padding = 1 -> 258×258



 3×3




 256×256



■ Review: convolution process


258






☐ Review: convolution process

258




LPHPLNB VLSI Design LAB

A simple convolution system



Architecture (internal)







- Control the address, enable signal of memories
- Control the write enable and clear signal of convolution module
- Control the enable signal of pooling module
- Control the enable signal of padding module
- → If the process is finished, make done=1 to stop the simulation.
- Make sure that your data has store in RAM.

Conv:

- Same as Lab5 mac module
- \rightarrow There will be 3 Conv to complete a 3 \times 3 convolution

Sat_adder:

Sat_adder.

Sat_adder.

$$\Rightarrow$$
 Add 3 input data. If $\begin{cases} sum > 255, & output 255 \\ sum < 0, & output 0 \\ else, & output sum \end{cases}$

Pad

- Padding the input feature map
- Pooling:
 - Do maximum pooling to convolution result

ROM:

- rom_if: Store the input feature map
- rom_w: Store the weight data


RAM:

- ram conv: Store conv result
- ram_pool: Store pooling result



Image Format

 \square Image(Here we take 800×600 picture for example)








Hardware Architecture – Sat_adder

- Add three convolution results
- Do activation function "ReLU"
- Since the data precision, consider the saturation.




(sum > 255,	output 255)
sum < 0,	$output \ 0 \ $
else,	output sum)

Port	Description
in0	Conv0 result
in1	Conv1 result
in2	Conv2 result
sum	Adder result



Hardware Architecture – Pooling

- Do max pooling operation. (signed arithmetic)
- □ Read 4 convolution results from ram_conv, then write the maximal value back to ram_pool.



Port	Description		
clk	Clock signal		
rst	Reset signal		
en	Max pooling enable		
Data_in	Data input		
Data_out	Data output		

			1
3	-1	-3	-1
-3	1	0	-3
-3	-3	0	1
3	-2	-2	-1


Stride = 2





Hardware Architecture - Pad

- Padding operation
- □ If en is high, the output is 9'h0ff, otherwise the output is input data.
- Set the enable signal in controller.



Port	Description
en	Enable signal
Data_in	Data input
Data_out	Data output



Hardware Architecture – Controller

- Control the system working procedure
- Use FSM to control

ROM IF A ROM W A ROM IF OE ROM W OE RAM CONV A Controller RAM_CONV_WE RAM CONV OE RAM POOL A RAM POOL WE RAM POOL OE done pad en pool en sel w sel if clear

Port	Description		
ROM_IF_A	IFM ROM address		
ROM_IF_OE	IFM ROM read enable		
ROM_W_A	Weight ROM address		
ROM_W_OE	Weight ROM read enable		
RAM_CONV_A	Conv RAM address		
RAM_CONV_WE	Conv RAM write enable		
RAM_CONV_OE	Conv RAM read enable		
RAM_POOL_A	Pool RAM address		
RAM_POOL_WE	Pool RAM write enable		
RAM_POOL_OE	Pool RAM read enable		
pad_en	Padding enable		
pool_en	Pooling enable		
Sel_w	Conv weight selection		
Sel_if	Conv IFM data selection		
clear	Conv block clear signal		
done	System done		
7	E VUUST		







Hardware Architecture – Memory


Memory data storage

Input feature map $0 \sim (256 \times 256 - 1)$











Weight data: $0 \sim 8$

[6]	[7]	[8]
[3]	[4]	[5]
[0]	[1]	[2]



Pooling result
$$0 \sim (128 \times 128 - 1)$$







Hardware Architecture - Controller (1/5)


- All operations initiated at the positive edge trigger
- Control state:
 - → INIT
 - Initial state
 - → READ_W
 - Read 9 weights from ROM
 - → READ_9
 - Read 9 input pixels for next row
 - → READ_C
 - Read next 3 input pixels for the same row
 - WRITE CONV
 - Write convolution result to CONV RAM
 - READ_POOL
 - Read 4 convolution results for pooling operation.
 - WRITE_POOL
 - Write maximum pooling result to POOL RAM
 - Done
 - Finish and stop the process





LPHPLHR VLSI Design LAB

Hardware Architecture – Controller (2/5)





Hardware Architecture – Controller (3/5)

Padding = 1

								×
56	57	58	59	60	61	62	63	
48	49	50	51	52	53	54	55	
40	41	42	43	44	45	46	47	
32	33	34	35	36	37	38	39	
24	25	26	27	28	29	30	31	
16	17	18	19	20	21	22	23	
8	9	10	11	12	13	14	15	
0	1	2	3	4	5	6	7	





Hardware Architecture – Controller (4/5)

For states with multiple cycles, you can...



Hardware Architecture – Controller (5/5)

- Use the shift register convolution module in Lab5.
- Consider the boundary condition to handle the padding problem.
- Control the ROM address to give the right data to the convolution modules.
- The ROM has only "1" output data port. Therefore, you should distribute the data to three convolution modules, respectively, by controlling selection signals
- Testbench will output your image in RAM.
- You can design your own states.






Lab6 (1/4)

- □ Due day: 2021-05-05(Wed), 15:00
- Remark
 - 1. All file should be named in English.
 - 2. Use Makefile command to compress the file
 - 3. Please upload the Lab6_StudentID.tar to Moodle, EX: Lab6_E240xxxxx.tar



LPHPLMB VLSI Design LAB

Lab6 (2/4) - File hierarchy





Lab6 (3/4) - Grading

- Pre-sim 45%
 - Explain how the FSM & Padding works
 - Explain the system operations with waveforms
 - Get all credits with all results pass, or some credits will be lost.
- Post-sim -30%
 - Get all credits with all results pass, or some credits will be lost.
 - Faster simulation time, more credits get.
- Superlint 10%
 - Show the Superlint coverage of your code
- Demo 15%
 - Demo the Pre-sim/Post-sim procedure to TAs
 - Depends on your realization about this system





LPHPLAB VLSI Design LAB

Lab6 (4/4) - Makefile command

Description	Command				
Run RTL Convolution simulation	make rtl0				
Run RTL Pooling simulation	make rtl1				
Run RTL simulation	make rtl_full				
Run post-synthesis simulation	make syn_full				
Dump waveform (no array)	make {rtlX, syn_full} FSDB=1				
Dump waveform (with array)	make {rtlX, syn_full} FSDB=2				
Open nWave without file pollution	make nWave				
Open Superlint without file pollution	make superlint				
Open DesignVision without file pollution	make dv				
Synthesize your RTL code	make synthesize				
Check correctness of your file structure	make check				
Compress your homework to tar format	make tar				
Count the total lines of your code	wc –l ./src/* ./include/*				

