

gtbelib  
gtbelibv1

Generated by Doxygen 1.8.7

Mon Jun 9 2014 23:20:29



# Contents

<b>1</b>	<b>gtbelib</b>	<b>1</b>
<b>2</b>	<b>Module Index</b>	<b>3</b>
2.1	Modules . . . . .	3
<b>3</b>	<b>Data Structure Index</b>	<b>5</b>
3.1	Data Structures . . . . .	5
<b>4</b>	<b>Module Documentation</b>	<b>7</b>
4.1	ADC . . . . .	7
4.1.1	Detailed Description . . . . .	7
4.1.2	Function Documentation . . . . .	8
4.1.2.1	ADC_initADC . . . . .	8
4.1.2.2	ADC_initClkPWM . . . . .	8
4.1.2.3	ADC_initControls . . . . .	8
4.1.2.4	ADC_initDRDY . . . . .	8
4.1.2.5	ADC_initDRDYint . . . . .	8
4.1.2.6	ADC_initNSYNC . . . . .	8
4.1.2.7	ADC_initSSI . . . . .	9
4.1.2.8	ADC_initUDMAssiRX . . . . .	9
4.1.2.9	ADC_setCLKdiv . . . . .	9
4.1.2.10	ADC_setCLKfreq . . . . .	9
4.1.2.11	ADC_setMode . . . . .	9
4.1.2.12	ADC_setSerialFormat . . . . .	9
4.1.2.13	ADC_setTestMode . . . . .	10
4.1.2.14	ADC_SSIRXuDMA_ISR . . . . .	10
4.2	ADC . . . . .	11
4.2.1	Detailed Description . . . . .	11
4.2.2	Function Documentation . . . . .	12

4.2.2.1	DAC_clearDACs	12
4.2.2.2	DAC_clearDACsPin	12
4.2.2.3	DAC_getSSInSettingsCR1	12
4.2.2.4	DAC_initCtlCLR	12
4.2.2.5	DAC_initCtlLDAC	12
4.2.2.6	DAC_initDAC	13
4.2.2.7	DAC_initSSI	13
4.2.2.8	DAC_initSSInt	13
4.2.2.9	DAC_initTimersLDAC	13
4.2.2.10	DAC_intHandlerSSI	13
4.2.2.11	DAC_intHandlerSSItimer	13
4.2.2.12	DAC_loadDACs	14
4.2.2.13	DAC_loadDACsPin	14
4.2.2.14	DAC_loadDACsPinTimer	14
4.2.2.15	DAC_setPowerCtl	14
4.2.2.16	DAC_setRange	14
4.2.2.17	DAC_setSettingsCtl	15
4.2.2.18	DAC_SSIIntEnableEOT	15
4.2.2.19	DAC_updateDataDig	15
4.2.2.20	DAC_updateDataVolt	16
4.2.2.21	DAC_writeNop	16
4.2.2.22	DACd_clearDACs_AH	16
4.2.2.23	DACd_clearDACs_EH	16
4.2.2.24	DACd_initDAC	17
4.2.2.25	DACd_loadDACs_AH	17
4.2.2.26	DACd_loadDACs_EH	17
4.2.2.27	DACd_loadDACsPin_EH	17
4.2.2.28	DACd_setPowerCtl	17
4.2.2.29	DACd_setRange	18
4.2.2.30	DACd_setSettingsCtl	18
4.2.2.31	DACd_updateDataDig	18
4.2.2.32	DACd_updateDataVolt	19
4.3	Software Defined PLL	20
4.3.1	Detailed Description	20
4.3.2	Function Documentation	20
4.3.2.1	FIRfilter	20
4.3.2.2	initFIR	20

4.4	Frequency Synthesizer	21
4.4.1	Detailed Description	21
4.4.2	Function Documentation	21
4.4.2.1	synth_clearINT	21
4.4.2.2	synth_fanoutEnable	22
4.4.2.3	synth_init	23
4.4.2.4	synth_initADCreckENL	23
4.4.2.5	synth_initConfig	23
4.4.2.6	synth_initI2C	23
4.4.2.7	synth_outputDisableAll	24
4.4.2.8	synth_outputEnable	24
4.4.2.9	synth_PLLreset	24
4.4.2.10	synth_powerDownOutputDrivers	24
4.4.2.11	synth_readDeviceStatus	24
4.4.2.12	synth_readINTstatus	25
4.4.2.13	synth_readRegI2C	25
4.4.2.14	synth_setInterruptMasks	25
4.4.2.15	synth_setXTALcapacitance	25
4.4.2.16	synth_writeConsecutiveRegsI2C	26
4.4.2.17	synth_writeRegConfig	26
4.4.2.18	synth_writeRegI2C	26
4.5	Temperature Sensor	27
4.5.1	Detailed Description	27
4.5.2	Function Documentation	27
4.5.2.1	temp_configSensorContinuousRead	27
4.5.2.2	temp_degC13bitReading	27
4.5.2.3	temp_degF13bitReading	27
4.5.2.4	temp_initSSI0uDMA	28
4.5.2.5	temp_initTimer2A	28
4.5.2.6	temp_resetSPI	28
4.5.2.7	temp_Timer2IntHandler	28
4.5.2.8	temp_uDMAErrorHandler	28
4.6	Tivaware Extension	29
4.6.1	Detailed Description	29
4.6.2	Function Documentation	29
4.6.2.1	twe_eraseFlashRange	29
4.6.2.2	twe_FLASH_badWriteISR	29

4.6.2.3	<a href="#">twe_I2CMasterVerify</a>	30
4.6.2.4	<a href="#">twe_initFlash</a>	31
4.6.2.5	<a href="#">twe_initFPU</a>	31
4.6.2.6	<a href="#">twe_initFPUlazy</a>	31
4.6.2.7	<a href="#">twe_initProcessingIndicator</a>	31
4.6.2.8	<a href="#">twe_initSystem80MHz</a>	32
4.6.2.9	<a href="#">twe_initUART</a>	32
4.6.2.10	<a href="#">twe_initUDMAcontroller</a>	32
4.6.2.11	<a href="#">twe_protectFlashRange</a>	32
4.6.2.12	<a href="#">twe_SSIntEnableEOT</a>	32
4.6.2.13	<a href="#">twe_uDMAErrorHandler</a>	33
<b>5</b>	<b>Data Structure Documentation</b>	<b>35</b>
5.1	<a href="#">firlnst Struct Reference</a>	35
5.1.1	<a href="#">Detailed Description</a>	35
5.1.2	<a href="#">Field Documentation</a>	35
5.1.2.1	<a href="#">coeff</a>	35
5.1.2.2	<a href="#">dataBuffer</a>	35
5.1.2.3	<a href="#">dataBufferEnd</a>	36
5.1.2.4	<a href="#">dataBufferStart</a>	36
5.1.2.5	<a href="#">dataHead</a>	36
5.1.2.6	<a href="#">pData</a>	36
5.2	<a href="#">floatFlash Struct Reference</a>	36
5.2.1	<a href="#">Detailed Description</a>	36
5.2.2	<a href="#">Field Documentation</a>	36
5.2.2.1	<a href="#">address</a>	36
5.2.2.2	<a href="#">data</a>	37
5.3	<a href="#">ints24 Union Reference</a>	37
5.3.1	<a href="#">Detailed Description</a>	37
5.3.2	<a href="#">Field Documentation</a>	37
5.3.2.1	<a href="#">intn</a>	37
5.3.2.2	<a href="#">uintn</a>	37

# Chapter 1

## gtbelib

GTBE driver library for TI Tiva C MCUs





# Chapter 2

## Module Index

### 2.1 Modules

Here is a list of all modules:

ADC . . . . .	7
ADC . . . . .	11
Software Defined PLL . . . . .	20
Frequency Synthesizer . . . . .	21
Temperature Sensor . . . . .	27
Tivaware Extension . . . . .	29



# Chapter 3

## Data Structure Index

### 3.1 Data Structures

Here are the data structures with brief descriptions:

<a href="#">firInst</a>	35
<a href="#">floatFlash</a>	36
<a href="#">ints24</a>	37



## Chapter 4

# Module Documentation

### 4.1 ADC

Drivers for the TI ads1278 ADC Interfaces the TI tiva C Launchpad with the TI ads1278 analog to digital converter. Files: [adc\\_ads1278.c](#) [adc\\_ads1278.h](#).

#### Functions

- void [ADC\\_initADC](#) (uint32\_t SysClkFreq)
- void [ADC\\_initControls](#) (void)
- void [ADC\\_initDRDYint](#) (void)
- void [ADC\\_initDRDY](#) (void)
- void [ADC\\_initNSYNC](#) (void)
- void [ADC\\_initSSI](#) (uint32\_t SysClkFreq)
- void [ADC\\_setTestMode](#) (uint32\_t testModeValue)
- void [ADC\\_setCLKfreq](#) (uint32\_t clkFreqValue)
- void [ADC\\_setMode](#) (uint32\_t modeValue)
- void [ADC\\_setCLKdiv](#) (uint32\_t CLKdivValue)
- void [ADC\\_initClkPWM](#) (uint32\_t sysClkFreqDiv)
- void [ADC\\_setSerialFormat](#) (uint32\_t serialFormatValue)
- void [ADC\\_initUDMAssiRX](#) (void)
- void [ADC\\_SSIRXuDMA\\_ISR](#) (void)

#### 4.1.1 Detailed Description

Drivers for the TI ads1278 ADC Interfaces the TI tiva C Launchpad with the TI ads1278 analog to digital converter. Files: [adc\\_ads1278.c](#) [adc\\_ads1278.h](#).

#### Author

Curtis Mayberry

### 4.1.2 Function Documentation

#### 4.1.2.1 void ADC\_initADC ( uint32\_t SysClkFreq )

Initializes the ADC

Gives clk freq = 25 MHz assuming a system clk freq = 50MHz

/param modeValue Sets the mode of the ADC values: ADC\_MODE\_HIGH\_SPEED, ADC\_MODE\_HIGH\_RESOL, ADC\_MODE\_LOW\_POWER, ADC\_MODE\_LOW\_SPEED

Definition at line 80 of file adc\_ads1278.c.

#### 4.1.2.2 void ADC\_initClkPWM ( uint32\_t sysClkFreqDiv )

Initializes the M1PWM5 to generate the clock for the ADC Utilizes PWM module 1 output 5 (PF1)

Clock Setup Options \*25MHz - 50 MHz system clock, sysClkFreqDiv = ADC\_PWM\_DIV2 \*26.67MHz - 80 MHz system clock, sysClkFreqDiv = ADC\_PWM\_DIV3 \*33.33MHz - 66.67 MHz system clock, sysClkFreqDiv = ADC\_PWM\_DIV2 (Need 2.0v < DVDD < 2.2v) /param sysClkFreqDiv - frequency divider of the PWM values: ADC\_PWM\_DIV2, ADC\_PWM\_DIV3

Definition at line 258 of file adc\_ads1278.c.

#### 4.1.2.3 void ADC\_initControls ( void )

Initializes the control signals of the ADC

Definition at line 93 of file adc\_ads1278.c.

#### 4.1.2.4 void ADC\_initDRDY ( void )

Initialize ~DRDY pin as an input

Definition at line 126 of file adc\_ads1278.c.

#### 4.1.2.5 void ADC\_initDRDYint ( void )

Initialize ~DRDY pin as an input interrupt to trigger the read.

#### Note

need to add the interrupt prototype to the NVIC

Definition at line 109 of file adc\_ads1278.c.

#### 4.1.2.6 void ADC\_initNSYNC ( void )

Initializes ~SYNC

Definition at line 135 of file adc\_ads1278.c.

**4.1.2.7 void ADC\_initSSI ( uint32\_t SysClkFreq )**

initializes SSI for use with the ADC

Definition at line 144 of file adc\_ads1278.c.

**4.1.2.8 void ADC\_initUDMAssiRX ( void )**

Initializes the SSI RX uDMA to transfer 3 bytes from the fifo to the data buffer

Definition at line 309 of file adc\_ads1278.c.

**4.1.2.9 void ADC\_setCLKdiv ( uint32\_t CLKdivValue )**

Sets the clock divider setting of the ADC

/param clkDivValue Sets the clock divider setting values: ADC\_CLKDIV\_HIGHF, ADC\_CLKDIV\_LOWF

Definition at line 242 of file adc\_ads1278.c.

**4.1.2.10 void ADC\_setCLKfreq ( uint32\_t clkFreqValue )**

Sets the clock divider setting of the ADC

/param clkDivValue Sets the clock divider setting values: ADC\_CLKDIV\_HIGHF, ADC\_CLKDIV\_LOWF

Definition at line 186 of file adc\_ads1278.c.

**4.1.2.11 void ADC\_setMode ( uint32\_t modeValue )**

Sets the mode of the ADC

Mode | MAX Fdata |

ADC\_MODE\_HIGH\_SPEED | 144,531 | ADC\_MODE\_HIGH\_RESOL | 52,734 | ADC\_MODE\_LOW\_POWER | 52,734  
| ADC\_MODE\_LOW\_SPEED | 10,547 |

/param modeValue Sets the mode of the ADC values: ADC\_MODE\_HIGH\_SPEED, ADC\_MODE\_HIGH\_RESOL, A↔  
DC\_MODE\_LOW\_POWER, ADC\_MODE\_LOW\_SPEED

Definition at line 232 of file adc\_ads1278.c.

**4.1.2.12 void ADC\_setSerialFormat ( uint32\_t serialFormatValue )**

Sets the serial format for the ADC output Options: SPI or frame sync format Dynamic or fixed output positions Parallel or serial (TDM) output

Note

Controls FORMAT2, FORMAT1, FORMAT0

Definition at line 302 of file adc\_ads1278.c.

#### 4.1.2.13 void ADC\_setTestMode ( uint32\_t *testModeValue* )

Sets the test mode of the ADC that tests the digital I/O

/param modeValue Sets the test mode of the ADC values: ADC\_TEST\_MODE\_NORMAL, ADC\_TEST\_MODE\_TEST

Definition at line 176 of file adc\_ads1278.c.

#### 4.1.2.14 void ADC\_SSIRXuDMA\_ISR ( void )

uDMA interrupt service routine for receiving data from the ADC using the SSI uDMA RX channel

Definition at line 340 of file adc\_ads1278.c.



## 4.2 ADC

Drivers for the ADI ad5754 DAC. Interfaces the TI tiva C Launchpad with the ADI dac5754 digital to analog converter.  
Files: [dac\\_ad5754.c](#) [dac\\_ad5754.h](#).

### Functions

- void [DAC\\_initDAC](#) (uint32\_t rangeValue, uint32\_t pwrSettingsValue, uint32\_t SysClkFreq)
- void [DAC\\_initSSI](#) (uint32\_t SysClkFreq)
- void [DAC\\_initSSlint](#) (void)
- void [DAC\\_SSIntEnableEOT](#) (uint32\_t ui32Base)
- void [DAC\\_intHandlerSSI](#) (void)
- void [DAC\\_intHandlerSSItimer](#) (void)
- uint32\_t [DAC\\_getSSInSettingsCR1](#) (uint32\_t ui32Base)
- void [DAC\\_initCtlLDAC](#) (void)
- void [DAC\\_initCtlCLR](#) (void)
- void [DAC\\_setRange](#) (uint32\_t dacAddress, uint32\_t rangeValue)
- void [DAC\\_setPowerCtl](#) (uint32\_t pwrSettingsValue)
- void [DAC\\_setSettingsCtl](#) (uint32\_t ctlSettingsValue)
- void [DAC\\_clearDACs](#) (void)
- void [DAC\\_clearDACsPin](#) (void)
- void [DAC\\_loadDACs](#) (void)
- void [DAC\\_loadDACsPin](#) (void)
- void [DAC\\_loadDACsPinTimer](#) (void)
- void [DAC\\_initTimersLDAC](#) (bool enForcer, bool enQuad, uint32\_t pulseWidth)
- void [DAC\\_writeNop](#) (void)
- void [DAC\\_updateDataVolt](#) (uint32\_t dacAddress, uint32\_t rangeValue, \_Bool bin, float voltage)
- void [DAC\\_updateDataDig](#) (uint32\_t dacAddress, uint32\_t data)
- void [DACd\\_initDAC](#) (uint32\_t rangeValue, uint32\_t pwrSettingsValue, uint32\_t SysClkFreq)
- void [DACd\\_setSettingsCtl](#) (uint32\_t ctlSettingsValue)
- void [DACd\\_setRange](#) (uint32\_t dacAddress, uint32\_t rangeValue)
- void [DACd\\_setPowerCtl](#) (uint32\_t pwrSettingsValue)
- void [DACd\\_clearDACs\\_AH](#) (void)
- void [DACd\\_clearDACs\\_EH](#) (void)
- void [DACd\\_loadDACs\\_EH](#) (void)
- void [DACd\\_loadDACs\\_AH](#) (void)
- void [DACd\\_loadDACsPin\\_EH](#) (void)
- void [DACd\\_updateDataVolt](#) (uint32\_t dacAddress, uint32\_t rangeValue, \_Bool bin\_AD, \_Bool bin\_EH, float voltage\_AD, float voltage\_EH)
- void [DACd\\_updateDataDig](#) (uint32\_t dacAddress, uint32\_t data\_AD, uint32\_t data\_EH)

### 4.2.1 Detailed Description

Drivers for the ADI ad5754 DAC. Interfaces the TI tiva C Launchpad with the ADI dac5754 digital to analog converter.  
Files: [dac\\_ad5754.c](#) [dac\\_ad5754.h](#).

#### Author

Curtis Mayberry

## 4.2.2 Function Documentation

### 4.2.2.1 void DAC\_clearDACs ( void )

Clears the output of DACs A-D by writing to the control register.

#### Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim\text{sync}$  goes high between writes.

Definition at line 312 of file dac\_ad5754.c.

### 4.2.2.2 void DAC\_clearDACsPin ( void )

Clears the output of all 8 DACs by pulling  $\sim\text{CLR}$  pins low.

Definition at line 321 of file dac\_ad5754.c.

### 4.2.2.3 uint32\_t DAC\_getSSInSettingsCR1 ( uint32\_t ui32Base )

Reads the SSI control register 1

#### Parameters

<i>ui32Base</i>	- The base address of the SSIn peripheral
-----------------	---

#### Returns

SSI CR1 register value

Definition at line 226 of file dac\_ad5754.c.

### 4.2.2.4 void DAC\_initCtlCLR ( void )

Initialize clear Control initializes:  $\sim\text{CLR}$  - control to clear the DAC output

#### Note

sets  $\sim\text{CLR}$

Definition at line 246 of file dac\_ad5754.c.

### 4.2.2.5 void DAC\_initCtlLDAC ( void )

Initialize LDAC Controls initializes:  $\sim\text{LDAC\_FORCER}$ ,  $\sim\text{LDAC\_Quad}$

#### Note

sets  $\sim\text{LDAC\_FORCER}$  and  $\sim\text{LDAC\_Quad}$

Definition at line 235 of file dac\_ad5754.c.

#### 4.2.2.6 void DAC\_initDAC ( uint32\_t rangeValue, uint32\_t pwrSettingsValue, uint32\_t SysClkFreq )

Initializes the DAC Sets the output voltage range, turns on the selected DACs and sets the control settings. NOTE: Make sure DAC\_WRITE\_DELAY is defined properly

Sets all DAC voltage output ranges to -5v to +5v turns on DAC output A and B Turns on thermal shutdown, output current clamp, and turns off SDO

Definition at line 119 of file dac\_ad5754.c.

#### 4.2.2.7 void DAC\_initSSI ( uint32\_t SysClkFreq )

initializes SSI0 for use with the DAC

Definition at line 136 of file dac\_ad5754.c.

#### 4.2.2.8 void DAC\_initSSInt ( void )

Initializes the SSI interrupt to load the DAC Uses the SSI TX end of transmission (EOT) interrupt to signal when to trigger the loading of the DAC.

Definition at line 167 of file dac\_ad5754.c.

#### 4.2.2.9 void DAC\_initTimersLDAC ( bool enForcer, bool enQuad, uint32\_t pulseWidth )

Initializes Timers for one shot operation of the LDAC pulse

##### Parameters

<i>enForcer</i>	- enables the LDAC_FORCER timer
<i>enQuad</i>	- enables the LDAC_QUAD timer
<i>pulseWidth</i>	- Number of clock cycles to pulse the LDAC signal low.

##### Note

Not available on the GTBE-TM4C123GXL

Definition at line 369 of file dac\_ad5754.c.

#### 4.2.2.10 void DAC\_intHandlerSSI ( void )

Interrupt handler for loading the DACs after updating them

##### Note

Need to add the ISR to the NVIC table in the row labeled "SSIX Rx and Tx"

Definition at line 196 of file dac\_ad5754.c.

#### 4.2.2.11 void DAC\_intHandlerSSItimer ( void )

Interrupt handler for loading the DACs with the timer after updating them

**Note**

Need to add the ISR to the NVIC table in the row labeled "SSIX Rx and Tx"

Definition at line 210 of file `dac_ad5754.c`.

**4.2.2.12 void DAC\_loadDACs ( void )**

Loads data into the DACs from the data registers of all 4 DACs /note A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes.

Definition at line 332 of file `dac_ad5754.c`.

**4.2.2.13 void DAC\_loadDACsPin ( void )**

Loads all 4 dacs with the value currently in their data register by pulling the  $\sim$ LDAC pin low

Definition at line 343 of file `dac_ad5754.c`.

**4.2.2.14 void DAC\_loadDACsPinTimer ( void )**

Loads all 4 dacs with the value currently in their data register by pulling the  $\sim$ LDAC\_FORCER pin low

**Note**

Uses the timer in one shot mode to pulse  $\sim$ LDAC\_FORCER low

Definition at line 356 of file `dac_ad5754.c`.

**4.2.2.15 void DAC\_setPowerCtl ( uint32\_t pwrSettingsValue )**

Sets the power control settings to power up or down each DAC

**Note**

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes.

**Parameters**

<i>pwrSettingsValue</i>	powers up the selected DAC(s) Must be the bitwise or of one or more of the following values: DAC_PUA, DAC_PUB, DAC_PUC, DAC_PUD Those DACs not included will be cleared.
-------------------------	--

Definition at line 280 of file `dac_ad5754.c`.

**4.2.2.16 void DAC\_setRange ( uint32\_t dacAddress, uint32\_t rangeValue )**

Sets the voltage output range value of the given dac

**Note**

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes.

Inputs:

## Parameters

<i>dacAddress</i>	(uint32_t): The dac selected to have its range set values: DAC_ADD_A, DAC_ADD_B, DAC_ADD_C, DAC_ADD_ALL
<i>rangeValue</i>	(uint32_t): the output voltage range value to select

Definition at line 262 of file dac\_ad5754.c.

#### 4.2.2.17 void DAC\_setSettingsCtl ( uint32\_t *ctlSettingsValue* )

Sets the DAC control register settings

## Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes.

## Parameters

<i>ctlSettingsValue</i>	sets the selected settings. Must be the bitwise or of one or more of the following values: DAC_CTL_TSD, DAC_CTL_CLAMP, DAC_CTL_CLR_SEL Those settings not included will be cleared.
-------------------------	---

Definition at line 299 of file dac\_ad5754.c.

#### 4.2.2.18 void DAC\_SSIntEnableEOT ( uint32\_t *ui32Base* )

Enables the TX end of transmission (EOT) feature that allows the TXFF interrupt to trigger immediately when a transmission completes The EOT interrupt triggers the TXFF interrupt This enable is in the CR1 register rather than the interrupt mask (IM) register

## Note

Used for EK-TM4C123GXL

Definition at line 183 of file dac\_ad5754.c.

#### 4.2.2.19 void DAC\_updateDataDig ( uint32\_t *dacAddress*, uint32\_t *data* )

Updates the data in the DAC's data register The data must be loaded before it will be output

## Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes

## Parameters

<i>dacAddress</i>	Selected DAC(s)
-------------------	-----------------

<i>data</i>	Digital output to be placed in the data register of the selected DAC(s)
-------------	---

Definition at line 451 of file dac\_ad5754.c.

#### 4.2.2.20 void DAC\_updateDataVolt ( uint32\_t *dacAddress*, uint32\_t *rangeValue*, \_Bool *bin*, float *voltage* )

Updates the data in the DAC's data register to the specified voltage

##### Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim\text{sync}$  goes high between writes Assumes a  $V_{\text{ref}} = V_{\text{refp}} - V_{\text{refn}} = 2.5\text{v}$  The data must be loaded before it will be output

##### Parameters

<i>dacAddress</i>	Selected DAC(s)
<i>rangeValue</i>	the output voltage range value for the selected DACs
<i>bin</i>	Digital format selection. Selected using pin BIN/ $\sim\text{2sCOMP}$ in hardware Values: OFFSET_BINARY or TWOS_COMPLEMENT
<i>voltage</i>	Voltage to be output on the chosen DAC(s)

Definition at line 412 of file dac\_ad5754.c.

#### 4.2.2.21 void DAC\_writeNop ( void )

Writes a nop command to the DAC This function can be used to skip writing to a DAC in a daisy chain configuration.

Definition at line 393 of file dac\_ad5754.c.

#### 4.2.2.22 void DACd\_clearDACs\_AH ( void )

Clears the output of all 8 DACs by writing to the control registers.

##### Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim\text{sync}$  goes high between writes.

Definition at line 696 of file dac\_ad5754.c.

#### 4.2.2.23 void DACd\_clearDACs\_EH ( void )

Clears the output of all 8 DACs by writing to the control registers.

##### Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim\text{sync}$  goes high between writes.

Definition at line 706 of file dac\_ad5754.c.

**4.2.2.24 void DACd\_initDAC ( uint32\_t rangeValue, uint32\_t pwrSettingsValue, uint32\_t SysClkFreq )**

Initializes the DAC in Daisy Chain Operation Sets the output voltage range, turns on the selected DACs and sets the control settings. /note Make sure DAC\_WRITE\_DELAY is defined properly

/param Output voltage range of all DACs Sets all DAC voltage output ranges to -5v to +5v turns on DAC output A and B Turns on thermal shutdown, output current clamp, and turns off SDO

Definition at line 596 of file dac\_ad5754.c.

**4.2.2.25 void DACd\_loadDACs\_AH ( void )**

Loads data into the DACs from the data registers of all 8 DACs

**Note**

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that ~sync goes high between writes.

Definition at line 724 of file dac\_ad5754.c.

**4.2.2.26 void DACd\_loadDACs\_EH ( void )**

Loads data into the DACs from the data registers of DACs E-H

**Note**

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that ~sync goes high between writes.

Definition at line 715 of file dac\_ad5754.c.

**4.2.2.27 void DACd\_loadDACsPin\_EH ( void )**

Loads all dacs E-H with the value currently in their data register by pulling the ~LDAC pin low

Definition at line 733 of file dac\_ad5754.c.

**4.2.2.28 void DACd\_setPowerCtl ( uint32\_t pwrSettingsValue )**

Sets the power control settings to power up or down each DAC when using Daisy chain operation.

**Note**

A delay must be placed between consecutive DAC write commands. This must be long enough to ensure that ~sync goes high between writes.

**Parameters**

---

<i>pwrSettingsValue</i>	powers up the selected DAC(s) Must be the bitwise or of a stand alone operation parameter and a daisy chain operation parameter
-------------------------	---

Those DACs not included will be cleared.

Definition at line 676 of file dac\_ad5754.c.

#### 4.2.2.29 void DACd\_setRange ( uint32\_t dacAddress, uint32\_t rangeValue )

Sets the voltage output range value of the given daisy chained DACs

##### Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes.

Inputs:

##### Parameters

<i>dacAddress</i>	(uint32_t): The dac selected to have its range set
<i>rangeValue</i>	(uint32_t): the output voltage range value to select

Definition at line 649 of file dac\_ad5754.c.

#### 4.2.2.30 void DACd\_setSettingsCtl ( uint32\_t ctlSettingsValue )

Sets the DAC control register settings in daisy chain operation

##### Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes.

##### Parameters

<i>ctlSettingsValue</i>	sets the selected settings for each DAC. It is the logical or of a value of a normal and a daisy chain operation parameter Must be the bitwise or of one or more of the following values: DAC_CTL_TSD, DAC_CTL_CLAMP, DAC_CTL_CLR_SEL, DAC_CTL_SKIP_AD with the bitwise or of one or more of the following values: DAC_CTL_TSD_EH, DAC_CTL_CLAMP_EH, DAC_CTL_CLR_SEL_EH, DAC_CTL_SKIP_EH
-------------------------	--

Those settings not included will be cleared.

Definition at line 625 of file dac\_ad5754.c.

#### 4.2.2.31 void DACd\_updateDataDig ( uint32\_t dacAddress, uint32\_t data\_AD, uint32\_t data\_EH )

Updates the data in the DAC's data register The data must be loaded before it will be output

##### Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim$ sync goes high between writes



## Parameters

<i>dacAddress</i>	Selected DAC(s) Must be the bitwise or of a stand alone operation parameter and a daisy chain operation parameter
<i>data_AD</i>	Digital output to be placed in the data register of the DACs A through D
<i>data_EH</i>	Digital output to be placed in the data register of the DACs E through H (daisy-chained device)

Definition at line 783 of file dac\_ad5754.c.

4.2.2.32 void DACd\_updateDataVolt ( uint32\_t *dacAddress*, uint32\_t *rangeValue*, \_Bool *bin\_AD*, \_Bool *bin\_EH*, float *voltage\_AD*, float *voltage\_EH* )

Updates the data in the DAC's data register to the specified voltage

## Note

A delay must be placed between consecutive dac write commands. This must be long enough to ensure that  $\sim\text{sync}$  goes high between writes Assumes a  $V_{\text{ref}} = V_{\text{refp}} - V_{\text{refn}} = 2.5\text{v}$  The data must be loaded before it will be output

## Parameters

<i>dacAddress</i>	Selected DAC(s) Must be the bitwise or of a stand alone operation parameter and a daisy chain operation parameter
<i>rangeValue</i>	the output voltage range value for the selected DACs Must be the bitwise or of a stand alone operation parameter and a daisy chain operation parameter
<i>bin_AD</i>	Digital format selection for DACs A-D.
<i>bin_EH</i>	Digital format selection for DACs E-H. Selected using pin BIN/ $\sim$ 2sCOMP in hardware Values: OFFSET_BINARY or TWOS_COMPLEMENT
<i>voltage_AD</i>	Voltage to be output on the chosen A-D DAC(s)
<i>voltage_EH</i>	Voltage to be output on the chosen E-H DAC(s)

Definition at line 759 of file dac\_ad5754.c.

## 4.3 Software Defined PLL

drivers for a software defined phase locked loop Used with the Georgia Tech Back End (GTBE) GTBE-EK-TM4C123↔  
 GXL GTBE-EK-TM4C1294XL Files: [dac\\_ad5754.c](#) [dac\\_ad5754.h](#)

### Functions

- void [initFIR](#) ([firInst](#) \*firFilt, float \*filtCoeff)
- float [FIRfilter](#) ([firInst](#) \*filt, float input)

#### 4.3.1 Detailed Description

drivers for a software defined phase locked loop Used with the Georgia Tech Back End (GTBE) GTBE-EK-TM4C123↔  
 GXL GTBE-EK-TM4C1294XL Files: [dac\\_ad5754.c](#) [dac\\_ad5754.h](#)

#### Author

Curtis Mayberry

#### 4.3.2 Function Documentation

##### 4.3.2.1 float FIRfilter ( [firInst](#) \* *filt*, float *input* )

Applies an input to a running FIR filter, *filt*. The input is added to a circular buffer

#### Parameters

<i>filt</i>	- an initialized FIR filter
<i>input</i>	- A new data point to add to the filter's data buffer

Definition at line 77 of file swpll.c.

##### 4.3.2.2 void initFIR ( [firInst](#) \* *firFilt*, float \* *filtCoeff* )

Initializes an FIR filter

Definition at line 57 of file swpll.c.

## 4.4 Frequency Synthesizer

Driver for the Silicon Labs si5351 Frequency synthesizer Interfaces the TI tiva C Launchpad with the Silicon Labs si5351 frequency synthesizer Files: synth\_si4351.c synth\_si4351.h.

### Functions

- void [synth\\_init](#) (bool synthEN, uint8\_t xtal\_cl, uint8\_t \*regConfig, uint8\_t outputEn)
- void [synth\\_initConfig](#) (uint8\_t \*regConfig, uint8\_t outputEn)
- void [synth\\_initADCClockENL](#) (bool bEnable)
- void [synth\\_outputDisableAll](#) (void)
- void [synth\\_outputEnable](#) (uint8\_t outputEn)
- void [synth\\_powerDownOutputDrivers](#) (void)
- void [synth\\_setInterruptMasks](#) (uint8\_t interruptMasks)
- uint32\_t [synth\\_readINTstatus](#) (void)
- void [synth\\_clearINT](#) (uint8\_t interruptCLR)
- void [synth\\_writeRegConfig](#) (uint8\_t \*regConfig)
- void [synth\\_PLLreset](#) (uint8\_t PLLrst)
- uint32\_t [synth\\_readDeviceStatus](#) (void)
- void [synth\\_setXTALcapacitance](#) (uint8\_t xtal\_cl)
- void [synth\\_fanoutEnable](#) (uint8\_t fanoutEN)
- void [synth\\_initI2C](#) (bool fast)
- void [synth\\_writeRegI2C](#) (uint8\_t regNum, uint8\_t regValue)
- void [synth\\_writeConsecutiveRegsI2C](#) (uint8\_t regNumStart, uint8\_t regCNT, uint8\_t \*regValues)
- uint32\_t [synth\\_readRegI2C](#) (uint8\_t regNum)

### 4.4.1 Detailed Description

Driver for the Silicon Labs si5351 Frequency synthesizer Interfaces the TI tiva C Launchpad with the Silicon Labs si5351 frequency synthesizer Files: synth\_si4351.c synth\_si4351.h.

#### Author

Curtis Mayberry

### 4.4.2 Function Documentation

#### 4.4.2.1 void [synth\\_clearINT](#) ( uint8\_t *interruptCLR* )

Clears the selected interrupts in the interrupt status register

#### Parameters

<i>interruptCLR</i>	- interrupts to be cleared Logical or of one or more of the following values: SYNTH_INT_STA↵ TUS_SYS_INIT_STKY SYNTH_INT_STATUS_LOL_B_STKY SYNTH_INT_STATUS_LOL_A↵ _STKY SYNTH_INT_STATUS_LOS_STKY
---------------------	--

#### Note

Each interrupt is sticky and will remain high until it is cleared

Definition at line 216 of file synth\_si5351.c.

#### 4.4.2.2 void synth\_fanoutEnable ( uint8\_t *fanoutEN* )

Selects which fanouts to enable

## Parameters

<i>fanoutEN</i>	selects which fanouts are enabled Logical or of one or more of the following values: SYNTH_FANOUT_EN_CLKIN SYNTH_FANOUT_EN_XO SYNTH_FANOUT_EN_MS
-----------------	--

Definition at line 279 of file synth\_si5351.c.

#### 4.4.2.3 void synth\_init ( bool *synthEN*, uint8\_t *xtal\_cl*, uint8\_t \* *regConfig*, uint8\_t *outputEn* )

Initializes the synthesizer

## Parameters

<i>synthEN</i>	enables or disables the synthesizer outputs
<i>xtal_cl</i>	Crystal input load capacitance selection
<i>regConfig</i>	register configuration generated by ClockBuilder Desktop
<i>outputEn</i>	Outputs to be enabled

Definition at line 77 of file synth\_si5351.c.

#### 4.4.2.4 void synth\_initADCreclkENL ( bool *bEnable* )

Initializes ~ADC\_RECLK\_ENL to enable (false) or disable (true) the reclk of the ADC output to the synthesizer clock.

## Parameters

<i>bEnable</i>	Active low enable signal for the D flip-flop that reclocks the ADC input when using the synthesizer to clock the ADC.
----------------	---

Definition at line 127 of file synth\_si5351.c.

#### 4.4.2.5 void synth\_initConfig ( uint8\_t \* *regConfig*, uint8\_t *outputEn* )

Loads a configuration to the synth

## Parameters

<i>regConfig</i>	Predefined register configuration array Choose a config array from <a href="#">synth_si5351_configs.h</a>
<i>outputEn</i>	Enables the synthesizer output

## Note

The configuration is generated by ClockBuilder Desktop  
Configuration

Definition at line 103 of file synth\_si5351.c.

#### 4.4.2.6 void synth\_initI2C ( bool *fast* )

Initializes the synthesizer I2C serial interface in normal mode

## Parameters

<i>fast</i>	- true sets the I2C interface to fast (400kbps) mode false sets the I2C interface to normal (100kbps) mode
-------------	--

Definition at line 293 of file synth\_si5351.c.

#### 4.4.2.7 void synth\_outputDisableAll ( void )

Disables all clock outputs

Definition at line 145 of file synth\_si5351.c.

#### 4.4.2.8 void synth\_outputEnable ( uint8\_t outputEn )

Enables the selected synthesizer outputs

## Parameters

<i>outputEn</i>	- clock outputs to be enabled. Those not included will be disabled Logical or of one or more of the following values: SYNTH_OUT_EN_CTL_CLK7_OEB SYNTH_OUT_EN_CTL_CLK6_OEB SYNTH_OUT_EN_CTL_CLK5_OEB SYNTH_OUT_EN_CTL_CLK4_OEB SYNTH_OUT_EN_CTL_CLK3_OEB SYNTH_OUT_EN_CTL_CLK2_OEB SYNTH_OUT_EN_CTL_CLK1_OEB SYNTH_OUT_EN_CTL_CLK0_OEB
-----------------	---

## Note

Si5351A (10-Pin MSOP) only has CLK 0-2

Definition at line 165 of file synth\_si5351.c.

#### 4.4.2.9 void synth\_PLLreset ( uint8\_t PLLrst )

Resets the selected PLL

## Parameters

<i>PLLrst</i>	- The PLL(s) to be reset Logical or of one or more of the following values: SYNTH_RST_PLL_A RST PLLB_RST SYNTH_RST_PLL_PLLA_RST
---------------	---

Definition at line 243 of file synth\_si5351.c.

#### 4.4.2.10 void synth\_powerDownOutputDrivers ( void )

Powers down all output drivers

Definition at line 172 of file synth\_si5351.c.

#### 4.4.2.11 uint32\_t synth\_readDeviceStatus ( void )

Reads the device status register

**Returns**

device status (reg 0)

Definition at line 252 of file synth\_si5351.c.

**4.4.2.12 uint32\_t synth\_readINTstatus ( void )**

Reads the interrupt status register

**Returns**

interrupt status

**Note**

Each interrupt is sticky and will remain high until it is cleared

Definition at line 200 of file synth\_si5351.c.

**4.4.2.13 uint32\_t synth\_readRegI2C ( uint8\_t regNum )**

Reads from a single register

**Parameters**

<i>regNum</i>	- Register number to be read.
---------------	-------------------------------

**Returns**

Register value read

Definition at line 367 of file synth\_si5351.c.

**4.4.2.14 void synth\_setInterruptMasks ( uint8\_t interruptMasks )**

Sets interrupt masks

**Parameters**

<i>interruptMasks</i>	- Indicates the interrupts that are to be masked Logical or of one or more of the following values: SYNTH_INT_STATUS_MASK_SYS_INIT_MASK SYNTH_INT_STATUS_MASK_LOL_B_MASK SYNTH_INT_STATUS_MASK_LOL_A_MASK SYNTH_INT_STATUS_MASK_LOS_MASK
-----------------------	---

**Note**

When an interrupt is masked it prevents the associated pin from going low when the interrupt is asserted

Definition at line 189 of file synth\_si5351.c.

**4.4.2.15 void synth\_setXTALcapacitance ( uint8\_t xtal\_cl )**

Sets the internal load capacitance of the crystal

## Parameters

<i>xtal_cl</i>	- internal crystal load capacitance Adds the selected capacitance in parallel with both XTAL↵L inputs Select one of the following values: SYNTH_XTAL_CL_6PF SYNTH_XTAL_CL_8PF SYNTH_XTAL_CL_10PF
----------------	--

Definition at line 266 of file synth\_si5351.c.

#### 4.4.2.16 void synth\_writeConsecutiveRegsI2C ( uint8\_t regNumStart, uint8\_t regCNT, uint8\_t \* regValues )

Writes to consecutive registers e.g. writes to register number 1,2,3,...

## Parameters

<i>regNumStart</i>	- Register number of the first register to be written.
<i>regCNT</i>	- The number of registers to write. Must have regCNT > 1
<i>regValues</i>	- The register values that are to be written

Definition at line 335 of file synth\_si5351.c.

#### 4.4.2.17 void synth\_writeRegConfig ( uint8\_t \* regConfig )

Writes the device configuration from the register map generated by ClockBuilder Desktop

## Parameters

<i>regConfig</i>	- configuration array of each register value
------------------	--

Definition at line 226 of file synth\_si5351.c.

#### 4.4.2.18 void synth\_writeRegI2C ( uint8\_t regNum, uint8\_t regValue )

Writes to a single register

## Parameters

<i>regNum</i>	- Register number to be written.
<i>regValue</i>	- The register value that is to be written

Definition at line 314 of file synth\_si5351.c.



## 4.5 Temperature Sensor

Drivers for the ADI ADT7310 SPI digital temperature sensor Files: [temp\\_ADT7310.c](#) [temp\\_ADT7310.h](#).

### Functions

- void [temp\\_configSensorContinuousRead](#) (uint32\_t \*statusreg)
- void [temp\\_resetSPI](#) (void)
- float [temp\\_degC13bitReading](#) (uint32\_t reading)
- float [temp\\_degF13bitReading](#) (uint32\_t reading)
- void [temp\\_uDMAErrorHandler](#) (void)
- void [temp\\_initSSI0uDMA](#) (void)
- void [temp\\_initTimer2A](#) (void)
- void [temp\\_Timer2IntHandler](#) (void)

#### 4.5.1 Detailed Description

Drivers for the ADI ADT7310 SPI digital temperature sensor Files: [temp\\_ADT7310.c](#) [temp\\_ADT7310.h](#).

##### Author

Curtis Mayberry

#### 4.5.2 Function Documentation

##### 4.5.2.1 void temp\_configSensorContinuousRead ( uint32\_t \* statusreg )

Configures the temperature sensor for continuous read mode and reads the status register Utilizes SSIO

##### Parameters

<i>statusreg</i>	- A pointer to store the status information that is read
------------------	--

Definition at line 87 of file temp\_ADT7310.c.

##### 4.5.2.2 float temp\_degC13bitReading ( uint32\_t reading )

Converts digital temperature reading to degrees Celcius

##### Parameters

<i>reading</i>	- 13 bit digital temperature reading from the temperature sensor
----------------	--

##### Returns

Temperature in degrees Celcius

Definition at line 145 of file temp\_ADT7310.c.

##### 4.5.2.3 float temp\_degF13bitReading ( uint32\_t reading )

Converts digital temperature reading to degrees Fahrenheit

### Parameters

<i>reading</i>	- 13 bit digital temperature reading from the temperature sensor
----------------	--

### Returns

Temperature in degrees Fahrenheit

Definition at line 163 of file temp\_ADT7310.c.

#### 4.5.2.4 void temp\_initSSI0uDMA ( void )

Initializes the SSI0 to be used with the SSI0 uDMA

Definition at line 208 of file temp\_ADT7310.c.

#### 4.5.2.5 void temp\_initTimer2A ( void )

Initializes Timer 2A to control read sequence timing

Definition at line 241 of file temp\_ADT7310.c.

#### 4.5.2.6 void temp\_resetSPI ( void )

Resets the SPI bus to clear any partial instructions, etc. Utilizes SSI0

Definition at line 123 of file temp\_ADT7310.c.

#### 4.5.2.7 void temp\_Timer2IntHandler ( void )

Timer Interrupt handler Be sure that the interrupt is added to the NVIC by adding it to the "Timer 2 subtimer A location in tm4c123gh6pm\_startup\_CCS.c

Definition at line 264 of file temp\_ADT7310.c.

#### 4.5.2.8 void temp\_uDMAErrorHandler ( void )

uDMA transfer error handler Need to add to NVIC table in the "uDMA Error" Row

Definition at line 184 of file temp\_ADT7310.c.

## 4.6 Tivaware Extension

Extension for the Tivaware Driver Library for TI Tiva C MCUs Used with the Georgia Tech Back End (GTBE) GTBE-EK-TM4C123GXL GTBE-EK-TM4C1294XL Files: [tw\\_extension.c](#) [tw\\_extension.h](#).

### Functions

- int32\_t [twe\\_initFlash](#) (uint32\_t codeStart, uint32\_t codeReserveLength, uint32\_t dataStart, uint32\_t dataEraseLength)
- int32\_t [twe\\_eraseFlashRange](#) (uint32\_t startAddress, uint32\_t eraseLength)
- int32\_t [twe\\_protectFlashRange](#) (uint32\_t startAddress, uint32\_t protectLength, tFlashProtection eProtect)
- void [twe\\_FLASH\\_badWriteISR](#) (void)
- void [twe\\_initFPU](#) (void)
- void [twe\\_initFPUlazy](#) (void)
- void [twe\\_initUART](#) (uint32\_t SysClkFreq, uint32\_t baudRate)
- void [twe\\_initSystem80MHz](#) (void)
- void [twe\\_initUDMAcontroller](#) (void)
- void [twe\\_uDMAErrorHandler](#) (void)
- void [twe\\_initProcessingIndicator](#) (void)
- void [twe\\_SSIIIntEnableEOT](#) (uint32\_t ui32Base)
- void [twe\\_I2CMasterVerify](#) (uint32\_t ui32base, bool burst, bool receive)

### 4.6.1 Detailed Description

Extension for the Tivaware Driver Library for TI Tiva C MCUs Used with the Georgia Tech Back End (GTBE) GTBE-EK-TM4C123GXL GTBE-EK-TM4C1294XL Files: [tw\\_extension.c](#) [tw\\_extension.h](#).

#### Author

Curtis Mayberry

### 4.6.2 Function Documentation

#### 4.6.2.1 int32\_t [twe\\_eraseFlashRange](#) ( uint32\_t *startAddress*, uint32\_t *eraseLength* )

Erases the indicated flash memory

#### Parameters

<i>startAddress</i>	Start location of flash memory that is to be erased it must land on a 1KB boundry
<i>eraseLength</i>	Length of data to erase in flash memory it must land on a 1KB boundry, set to 0x0 to skip erasure

Definition at line 139 of file [tw\\_extension.c](#).

#### 4.6.2.2 void [twe\\_FLASH\\_badWriteISR](#) ( void )

Interrupt handler (ISR) that executes when an improper write to flash is attempted

Definition at line 185 of file [tw\\_extension.c](#).

4.6.2.3 void `twe_I2CMasterVerify` ( uint32\_t *ui32base*, bool *burst*, bool *receive* )

Verifies that a transmission from the master has completed successfully

## Parameters

<i>ui32base</i>	Base address of the I2C peripheral
<i>burst</i>	Set to true if burst mode was used for the transmission
<i>receive</i>	Set to true if a receive transmission is to be verified Set to false if a send transmission is to be verified

## Note

Waits until a transmission is complete and then checks that no errors have occurred  
 If an error occurs the I2C transmission is stopped, the error LED is lit and the program enters an infinite loop to hold the state.

Definition at line 647 of file tw\_extension.c.

#### 4.6.2.4 int32\_t twe\_initFlash ( uint32\_t codeStart, uint32\_t codeReserveLength, uint32\_t dataStart, uint32\_t dataEraseLength )

Initializes the Flash Protects the part of the flash memory from address codeStart through codeStart + codeReserveLength by setting to only execute (FlashExecuteOnly) Sets up the flash interrupt in case the program attempts to access the protected flash portions. Make sure the ISR is added to the NVIC table

## Note

Make sure the NVIC is not contained in the protected code memory

## Parameters

<i>codeStart</i>	- start location of flash memory that is to be reserved it must land on a 2KB boundry
<i>codeReserveLength</i>	- length of code to protect in flash memory it must land on a 2KB boundry, set to 0x0 to skip protection
<i>dataStart</i>	- start location of flash memory that is to be erased it must land on a 1KB boundry
<i>dataEraseLength</i>	- length of data to erase in flash memory it must land on a 1KB boundry, set to 0x0 to skip erasure

Definition at line 119 of file tw\_extension.c.

#### 4.6.2.5 void twe\_initFPU ( void )

Initializes the FPU

Definition at line 198 of file tw\_extension.c.

#### 4.6.2.6 void twe\_initFPUlazy ( void )

Initializes the FPU with lazy stacking enabled

Definition at line 205 of file tw\_extension.c.

#### 4.6.2.7 void twe\_initProcessingIndicator ( void )

Initializes the processing indicator GPIO output

Definition at line 387 of file tw\_extension.c.

#### 4.6.2.8 void tve\_initSystem80MHz ( void )

Initializes the UART interrupt for commands Receives commands for the device

Definition at line 329 of file tw\_extension.c.

#### 4.6.2.9 void tve\_initUART ( uint32\_t SysClkFreq, uint32\_t baudRate )

Initializes the UART

Parameters

<i>SysClkFreq</i>	- clock frequency of the system
<i>baudRate</i>	- baud rate of the UART e.g. 115200 to connect to PC

Note

UART is connected to the stellaris virtual serial port through the USB connection  
Configuration: 8 data bits one stop bit no parity

Definition at line 230 of file tw\_extension.c.

#### 4.6.2.10 void tve\_initUDMAcontroller ( void )

Initialize the uDMA controller at the system level. It also enables it to continue to run while the processor is in sleep.

Note

Individual uDMA channels need to be initialized seperately.  
Must also initialize the uDMA table immediately following this call. i.e. MAP\_uDMAControlBaseSet(uDMAcontrol←  
Table);

Definition at line 348 of file tw\_extension.c.

#### 4.6.2.11 int32\_t tve\_protectFlashRange ( uint32\_t startAddress, uint32\_t protectLength, tFlashProtection eProtect )

Protects the indicated flash memory

Parameters

<i>startAddress</i>	Start location of flash memory that is to be reserved it must land on a 2KB boundry
<i>protectLength</i>	Length of code to protect in flash memory it must land on a 2KB boundry, set to 0x0 to skip protection
<i>eProtect</i>	Protection type

Definition at line 163 of file tw\_extension.c.

#### 4.6.2.12 void tve\_SSIntEnableEOT ( uint32\_t ui32Base )

Enables the TX end of transmission (EOT) feature that allows the TXFF interrupt to trigger immediately when a transmission completes

**Note**

The EOT interrupt triggers the TXFF interrupt  
The TM4C1294NCPDT also has an independent EOT interrupt  
This enable is in the CR1 register rather than the interrupt mask (IM) register

Definition at line 511 of file tw\_extension.c.

**4.6.2.13 void twe\_uDMAErrorHandler ( void )**

uDMA Error Handler

**Note**

Need to add the ISR to the NVIC table in the row labeled "uDMA Error"

Definition at line 369 of file tw\_extension.c.





## Chapter 5

# Data Structure Documentation

### 5.1 firInst Struct Reference

```
#include <swpll.h>
```

#### Data Fields

- float \* [coeff](#)
- float [dataBuffer](#) [NUM\_TAPS]
- float \* [pData](#) [NUM\_TAPS]
- float \* [dataHead](#)
- float \* [dataBufferStart](#)
- float \* [dataBufferEnd](#)

#### 5.1.1 Detailed Description

fir filter instance for use with CMSIS A structure to define an FIR filter in the CMSIS DSP library

Definition at line 69 of file swpll.h.

#### 5.1.2 Field Documentation

##### 5.1.2.1 float\* coeff

FIR filter coefficients

Definition at line 70 of file swpll.h.

##### 5.1.2.2 float dataBuffer[NUM\_TAPS]

Input Data buffer

Definition at line 71 of file swpll.h.

#### 5.1.2.3 float\* dataBufferEnd

end of the data buffer

Definition at line 75 of file swpll.h.

#### 5.1.2.4 float\* dataBufferStart

start of the data buffer

Definition at line 74 of file swpll.h.

#### 5.1.2.5 float\* dataHead

head of the data

Definition at line 73 of file swpll.h.

#### 5.1.2.6 float\* pData[NUM\_TAPS]

Pointer to the data

Definition at line 72 of file swpll.h.

The documentation for this struct was generated from the following file:

- F:/Documents/GitHub/gtbelib/swpll.h

## 5.2 floatFlash Struct Reference

```
#include <tw_extension.h>
```

### Data Fields

- union {
- uint32\_t [address](#)

### 5.2.1 Detailed Description

Data type for saving a float to flash memory Allows a float to be read as if it were a unsigned integer

Definition at line 37 of file tw\_extension.h.

### 5.2.2 Field Documentation

#### 5.2.2.1 uint32\_t address

data memory address

Definition at line 42 of file tw\_extension.h.

#### 5.2.2.2 union { ... } data

float data to be stored

The documentation for this struct was generated from the following file:

- F:/Documents/GitHub/gtbelib/tw\_extension.h

## 5.3 ints24 Union Reference

```
#include <adc_ads1278.h>
```

### Data Fields

- int32\_t [intn](#) [1]
- uint32\_t [uintn](#) [1]

#### 5.3.1 Detailed Description

Data type for saving incoming 24bit data

Definition at line 73 of file adc\_ads1278.h.

#### 5.3.2 Field Documentation

##### 5.3.2.1 int32\_t intn[1]

24 bit integer stored as a signed int

Definition at line 74 of file adc\_ads1278.h.

##### 5.3.2.2 uint32\_t uintn[1]

24 bit integer stored as an unsigned int

Definition at line 75 of file adc\_ads1278.h.

The documentation for this union was generated from the following file:

- F:/Documents/GitHub/gtbelib/adc\_ads1278.h