Julien VILLEMEJANE /

LEnsE / Institut d'Optique Graduate School



5N-027-SCI / CéTI

3loc 1

BLOC 1 / CAPTEURS ET MISE EN FORME

Mission 1.1 - Abaisser une tension

Proposer un circuit permettant d'abaisser une tension d'un facteur k. 0< k< 1


Mission 1.2 - Élever une tension

Proposer un circuit permettant d'élever une tension d'un facteur k.

Mission 1.3 - Limiter une tension

Rappeler le fonctionnement d'une diode.

Décrire le fonctionnement du montage suivant :



Mission 1.4 - Amplifier un signal

Proposer un circuit permettant d'amplifier un signal de 27dB, tout en garantissant une bande-passante de 400kHz.


On utilisera des amplificateurs linéaires intégrés de type TL071 (documentation partielle donnée en

5N-027-SCI / CéTI

Bloc 1 / Capteurs et mise en forme


Mission 1.5 - Additionner des signaux

On se propose d'étudier le circuit suivant :



Mission 1.6 - Mettre en forme un capteur de température

On se propose d'étudier le circuit suivant :



La thermistance utilisée est de type PT100. La relation entre sa résistance (en Ohms) et la température (en $^{\circ}$ C) est la suivante :

$$R(T) = 100 \ (1 + 3.90810^{-3} T - 5.80210^{-7} T^2)$$

Une partie de la documentation de diodes Zener est fournie en annexe.





Support & Community Tools & Software

TL081, TL081A, TL081B, TL082, TL082A TL082B, TL084B, TL084B

SLOS0811-FEBRUARY 1977-REVISED MAY 2015

TL08xx JFET-Input Operational Amplifiers

3 Description

Features

TEXAS INSTRUMENTS

- Low Power Consumption: 1.4 mA/ch Typical
- Wide Common-Mode and Differential Voltage
- Low Input Bias Current: 30 pA Typical
- Low Input Offset Current: 5 pA Typical
- Low Total Harmonic Distortion: 0.003% Typical Output Short-Circuit Protection
- High Input Impedance: JFET Input Stage
- High Slew Rate: 13 V/µs Typical Latch-Up-Free Operation
- Common-Mode Input Voltage Range Includes V_{CC+}

Applications 7

- Tablets
- White goods
- Personal electronics
 - Computers

designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and The TL08xx JFET-input operational amplifier family is The devices feature high slew rates, low input bias offset-voltage bipolar transistors in a monolithic integrated circuit. ΝO and and offset currents, temperature coefficient.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL084xD	SOIC (14)	8.65 mm × 3.91 mm
TL08xxFK	LCCC (20)	8.89 mm × 8.89 mm
TL084xJ	CDIP (14)	19.56 mm × 6.92 mm
TL084xN	PDIP (14)	19.3 mm × 6.35 mm
TL084xNS	SO (14)	10.3 mm × 5.3 mm
TL084xPW	TSSOP (14)	5.0 mm × 4.4 mm

For all available packages, see the orderable addendum at the end of the data sheet.

Schematic Symbol

OUT TL081 OFFSET N2 **OFFSET N1** ± Z ĸ



TL082 (EACH AMPLIFIER) TL084 (EACH AMPLIFIER) A IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

TEXAS INSTRUMENTS

TL081, TL081A, TL081B, TL082, TL082A TL082B, TL084, TL084A, TL084B

SLOS0811 - FEBRUARY 1977 - REVISED MAY 2015

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				MIN	MAX	TINO
^ >	(2)				18	7
\ \observable \obs	Supply voltage				-18	>
ΛID	Differential input voltage ⁽³⁾				∓30	>
>	Input voltage ⁽²⁾⁽⁴⁾				±15	>
	Duration of output short circuit (5)			Unlimited	ited	
	Continuous total power dissipation			See Dissipation Rating Table	Rating Table	
			TL08_C TL08_AC TL08_BC	0	02	
[⊢]	Operating free-air temperature		TL08_I	-40	85	ပ္
			TL084Q	-40	125	
			TL08_M	-55	125	
	Operating virtual junction temperature	ure			150	၀ွ
Tc	Case temperature for 60 seconds	FK package	TL08_M		260	၀့
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	J or JG package	TL08_M		300	ů
Tstg	Storage temperature			-65	150	၀့

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those and reflect device at these or any other conditions beyond those and reflect device reliability.

 Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC}.

 (3) Differential voltages are at INI+, with respect to INI-.

 (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltages or 15 V, whichever is less.

 (5) The output may be adviced to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ESD Ratings 6.2

TINO		>
VALUE	1000	1500
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾
		Electrostatic discharge
		V _(ESD)

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions 6.3

over operating free-air temperature range (unless otherwise noted)

			Z	MAX	TIND
V _{CC+}	Supply voltage		2	15	>
V _{CC} -	Supply voltage		9-	-15	>
V _{CM}	Common-mode voltage		V _{CC} + 4 V _{CC} - 4	V _{CC+} - 4	>
		TL08xM	-55	125	
F	A see A de see a de see A	TL08xQ	-40	125	ç
⋖	Ambient temperature	TL08xI	-40	85	ט
		TL08xC	0	70	

Copyright @ 1977-2015, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: 7L081 7L081A 7L081B 7L082 7L082A 7L082B 7L084 7L084B



TL081, TL081A, TL081B, TL082, TL082A TL082B, TL084, TL084B

SLOS0811-FEBRUARY 1977-REVISED MAY 2015

Electrical Characteristics for TL08xC, TL08xxC, and TL08xI (continued)

 $V_{CC\pm} = \pm 15 \text{ V} \text{ (unless otherwise noted)}$

DARAMETER TEST	TEST	T. (1)	1500	TL084C	,	15001	TL084AC	, CAC,	TL084C TL084BC TL084BC TL084BC	TL084BC	,		TL0841		LINI
CONDITIONS	ξ.	MIN TY	1	٩	MAX	MIN	TYP	MAX	MIN TYP MAX	TYP	MAX	N	MIN TYP MAX	MAX	
Supply (v = 0, 25°C 1 amplifier) 2.00 25°C 1 1 (2 2 2 1 1 1	25°C	←	<u>-</u>	4:	2.8		4.1	2.8		4.1	2.8		4.1	2.8	mA
Crosstalk A _{VD} = 100 25°C 120	25°C	120	120				120			120			120		B

Electrical Characteristics for TL08xM and TL084x 9.9

V_{CC±} = ±15 V (unless otherwise noted)

#55	(5)					ľ				
	DADAMETED	TEST CONDITIONS(1)	F	TL08	TL081M, TL082M		TL08	TL084Q, TL084M	5	FINE
	PARAMETER	LESI CONDITIONS	۷.	MIN	TYP	MAX	MIN	TYP	MAX	
>	lane of affice to the sec		25°C		9	9		3	6	/*
OI.	Input offset voltage	V ₀ = 0, K _S = 50 L	Full range			6			15	È
avio	Temperature coefficient of input offset voltage	$V_{\rm O} = 0, R_{\rm S} = 50 \Omega$	Full range		18			18		μW,°C
_	(2)	0 -	25°C		2	100		2	100	Ą
Q.	Input offset current	No = 0	125°C			20			20	Ā
_	(0)	9	25°C		30	200		30	200	Ā
<u>B</u>	Input plas current	0=0	125°C			20			20	Ā
VICR	Common-mode input voltage range		25°C	111	-12 to 15		±11	-12 to 15		>
		R _L = 10 kΩ	25°C	±12	±13.5		±12	±13.5		
V _{OM}	Maximum peak	R _L ≥ 10 kΩ	i	±12			±12			>
		R _L ≥ 2 kΩ	Full range	±10	±12		±10	±12		
	Large-signal differential	V = +40 V	25°C	25	200		25	200		//ma///
Q/ _W	voltage amplification	V0 = ±10 V, N _L ≤ 2 KLL	Full range	15			15			AII/A
B,	Unity-gain bandwidth		25°C		3			3		MHz
_	Input resistance		25°C		1012			1012		а
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$, $V_O = 0$, $R_S = 50 \Omega$	25°C	08	98		80	98		В
KsvR	Supply-voltage rejection ratio (∆V _{CC±} /∆V _{IO})	V_{CC} = ±15 V to ±9 V, V_{O} = 0, R_{S} = 50 Ω	25°C	80	98		80	98		В
8	Supply current (each amplifier)	$V_{\rm O}=0$, No load	25°C		1.4	2.8		1.4	2.8	mA
Vo1/Vo2	Crosstalk attenuation	A _{VD} = 100	25°C		120			120		용

All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified input bias currents of a FET-input operational manifiler are normal jurction reverse currents, which are temperature sastitive, as shown in Figure 1.3. Pulse techniques must be used that maintain the jurdion remperatures as close to the ambient temperature as possible. 53

Operating Characteristics 6.7

 $V_{CC\pm}$ = ±15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	N	TYP	MAX	MAX UNIT
		$V_I = 10 \text{ V}$, $R_L = 2 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See Figure 19	(1)8	13		
S R	Slew rate at unity gain	$V_1 = 10 \text{ V}$, $R_L = 2 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, $T_A = -55^{\circ}\text{C}$ to 125°C . See Figure 19	9(1)			sn//v

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested. Copyright © 1977-2015, Texas instruments incorporated

Submit Documentation Feedback Product Folder Links: 7L 081 7L081A 7L081B 7L082 7L082A 7L082B 7L084A 7L084B

TEXAS INSTRUMENTS

TL081, TL081A, TL081B, TL082, TL082A TL082B, TL084, TL084A, TL084B


SLOS0811 - FEBRUARY 1977 - REVISED MAY 2015


6.9 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. The Figure numbers referenced in the following graphs are located in Parameter Measurement Information.

Table 1. Table of Graphs

			Figure
Vow	Maximum peak output voltage	versus Frequency versus Freed-air temperature versus Load resistance versus Supply voltage	Figure 1, Figure 2, Figure 3 Figure 4 Figure 5 Figure 6
<	Large-signal differential voltage amplification	versus Free-air temperature versus Load resistance	Figure 7 Figure 8
Q.V.	Differential voltage amplification	versus Frequency with feed-forward compensation	Figure 9
P_D	Total power dissipation	versus Free-air temperature	Figure 10
၁၁	Supply current	versus Free-air temperature versus Supply voltage	Figure 11 Figure 12
lla	Input bias current	versus Free-air temperature	Figure 13
	Large-signal pulse response	versus Time	Figure 14
ν _o	Output voltage	versus Elapsed time	Figure 15
CMRR	Common-mode rejection ratio	versus Free-air temperature	Figure 16
> _	Equivalent input noise voltage	versus Frequency	Figure 17
THD	Total harmonic distortion	versus Frequency	Figure 18





Copyright @ 1977-2015, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: 7L081 7L081A 7L081B 7L082 7L082A 7L082B 7L084 7L084B



1N4728A to 1N4761A

Vishay Semiconductors

Zener Diodes



FEATURES

- Silicon planar power Zener diodes
- · For use in stabilizing and clipping circuits with high power rating
- Standard Zener voltage tolerance is ± 5 %

RoHS
COMPLIANT
HALOGEN
FREE

for definitions of compliance please see Material categorization:

www.vishay.com/doc?99912 **APPLICATIONS**

Voltage stabilization

LINKS TO ADDITIONAL RESOURCES

PRIMARY CHARACTERISTICS	TERISTICS	
PARAMETER	VALUE	TINO
√ _z range nom.	3.3 to 75	>
Test current IzT	3.3 to 76	mA
√ ₂ specification	Thermal equilibrium	
Circuit configuration	Single	

ORDERING INFORMATION	MATION		
DEVICE NAME	ORDERING CODE	TAPED UNITS PER REEL	MINIMUM ORDER QUANTITY
1N4728A to 1N4761A	1N4728A to 1N4761A -series-TR	5000 per 13" reel	25 000/box
1N4728A to 1N4761A	1N4728A to 1N4761A-series-TAP	5000 per ammopack (52 mm tape)	25 000/box

PACKAGE				
PACKAGE NAME	WEIGHT	MOLDING COMPOUND FLAMMABILITY RATING	MOISTURE SENSITIVITY LEVEL	SOLDERING CONDITIONS
DO-41 (DO-204AL)	310 mg	UL 94 V-0	MSL level 1 (according J-STD-020)	Peak temperature max, 260 °C

ABSOLUTE MAXIMUM RATINGS ($T_{amb} = 25 ^{\circ}\mathrm{C}$, unless otherwise specified)	TEST CONDITION SYMBOL VALUE UNIT	Valid provided that leads at a distance of 4 mm P _{lot} 1300 mW from case are kept at ambient temperature	I ₂ P _V /V ₂ mA	Thermal resistance junction to ambient air from case are kept at ambient temperature P _{th-UA} 110 K/W	ture T _j 175 °C	ure range T _{stg} -65 to +175 °C	max.) IF = 200 mA VF 1.2 V
ABSOLUTE MAXIMUM R.	PARAMETER	Power dissipation	Zener current	Thermal resistance junction to amb	Junction temperature	Storage temperature range	Forward voltage (max.)

Document Number: 85816

Rev. 25. 25-Nov -2021

For technical questions within your region: <u>DiodesAmericas@vishay.com</u>, <u>DiodesAsia@vishay.com</u>, <u>DiodesEurope@vishay.com</u>

For technical questions within your region: <u>DiodesAmericas@vishay.com</u>, <u>DiodesAsia@vishay.com</u>, <u>DiodesEurope@vishay.com</u>

THIS DOCUMENT IS SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.wishay.com/doc/291000

www.vishay.com VISHAY.

1N4728A to 1N4761A

Vishay Semiconductors

ELECTRICA	ELECTRICAL CHARACTERISTICS ($T_{amb} = 25$ °C, unless otherwise specified)	TICS (Tamb =	25 °C, un	less other	rwise spec	(juliana)		
TOVO	ZENER VOLTAGE RANGE (1)	CURI	TEST	REVERSE LEAKAGE CURRENT	LEAKAGE	DYN. RESIS' f = 1	DYNAMIC RESISTANCE f = 1 kHz	SURGE CURRENT (3)	REGULATOR CURRENT (2)
NUMBER	V _z at I _{ZT1}	LTZ	ZT2	l _R a	I _R at V _R	Zzr at Izrı	at Izrı Zzk at Izrz	-R	MZ
	۸	mA	mA	ηЧ	>	5	U	mA	mA
	NOM.			MAX		TYP.	MAX.		MAX.
1N4728A	3.3	92	-	100	-	10	400	1380	276
1N4729A	3.6	69	-	100	-	10	400	1260	252
1N4730A	3.9	64	-	20	-	6	400	1190	234
1N4731A	4.3	28	-	10	-	6	400	1070	217
1N4732A	4.7	53	-	10	-	8	200	970	193
1N4733A	5.1	49	-	10	-	7	550	890	178
1N4734A	5.6	45	-	10	2	2	009	810	162
1N4735A	6.2	41	-	10	3	2	700	730	146
1N4736A	6.8	37	-	10	4	3.5	700	099	133
1N4737A	7.5	34	0.5	10	5	4	200	605	121
1N4738A	8.2	31	0.5	10	9	4.5	700	550	110
1N4739A	9.1	28	0.5	10	7	5	700	200	100
1N4740A	10	25	0.25	10	7.6	7	200	454	91
1N4741A	11	23	0.25	5	8.4	8	700	414	83
1N4742A	12	21	0.25	5	9.1	6	700	380	76
1N4743A	13	19	0.25	5	6.6	10	700	344	69
1N4744A	15	17	0.25	2	11.4	14	700	304	61
1N4745A	16	15.5	0.25	5	12.2	16	700	285	57
1N4746A	18	14	0.25	9	13.7	20	750	250	50
1N4747A	20	12.5	0.25	5	15.2	22	750	225	45
1N4748A	22	11.5	0.25	5	16.7	23	750	205	41
1N4749A	24	10.5	0.25	5	18.2	25	750	190	38
1N4750A	27	9.5	0.25	2	20.6	32	750	170	34
1N4751A	30	8.5	0.25	2	22.8	40	1000	150	30
1N4752A	33	7.5	0.25	5	25.1	45	1000	135	27
1N4753A	36	7	0.25	2	27.4	20	1000	125	25
1N4754A	39	6.5	0.25	5	29.7	09	1000	115	23
1N4755A	43	9	0.25	5	32.7	20	1500	110	22
1N4756A	47	5.5	0.25	9	35.8	80	1500	92	19
1N4757A	51	2	0.25	2	38.8	92	1500	90	18
1N4758A	56	4.5	0.25	5	42.6	110	2000	80	16
1N4759A	62	4	0.25	2	47.1	125	2000	70	14
1N4760A	89	3.7	0.25	2	51.7	150	2000	65	13
1N4761A	75	3.3	0.25	5	56	175	2000	09	12

(1) Based on DC measurement at thermal equilibrium while maintaining the lead temperature (T.) at 30 °C + 1 °C, 9.5 mm (3/8") from the diode body (2) Valid provided that electrodes at a distance of 4 mm from case are kept at ambient temperature (3) t_p = 10 ms.

Document Number: 85816 For technical questions within your region: DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesCurope@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAMERS, SET FORTH AT www.vishay.com/doc/291000 Rev. 2.5. 25-Nov -2021