

LEnsE / Institut d'Optique Graduate School

Bloc 1

# **BLOC 1 / CAPTEURS ET MISE EN FORME**

#### Mission 1 - Abaisser une tension

Proposer un circuit permettant d'abaisser une tension d'un facteur k.

0 < k < 1

### Mission 2 - Élever une tension


Proposer un circuit permettant d'élever une tension d'un facteur k.

k > 1

#### Mission 3 - Limiter une tension

Rappeler le fonctionnement d'une diode.

Décrire le fonctionnement du montage suivant :




#### Mission 4 - Amplifier un signal

Proposer un circuit permettant d'amplifier un signal de 27dB, tout en garantissant une bande-passante de 400kHz.

On utilisera des amplificateurs linéaires intégrés de type TL071 (documentation partielle donnée en annexe).


# Mission 5 - Additionner des signaux

On se propose d'étudier le circuit suivant :



## Mission 6 - Mettre en forme un capteur de température

On se propose d'étudier le circuit suivant :



La thermistance utilisée est de type PT100. La relation entre sa résistance (en Ohms) et la température (en  $\,^\circ\mathrm{C})$  est la suivante :

$$R(T) = 100 (1 + 3.90810^{-3}T - 5.80210^{-7}T^2)$$

Une partie de la documentation de diodes Zener est fournie en annexe.













TL081, TL081A, TL081B, TL082, TL082A TL082B, TL084, TL084A, TL084B

SLOS081I - FEBRUARY 1977 - REVISED MAY 2015

# **TL08xx JFET-Input Operational Amplifiers**

#### **Features**

- Low Power Consumption: 1.4 mA/ch Typical
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias Current: 30 pA Typical
- Low Input Offset Current: 5 pA Typical
- **Output Short-Circuit Protection**
- Low Total Harmonic Distortion: 0.003% Typical
- High Input Impedance: JFET Input Stage
- Latch-Up-Free Operation
- High Slew Rate: 13 V/µs Typical
- Common-Mode Input Voltage Range Includes V<sub>CC+</sub>

### **Applications**

- **Tablets**
- White goods
- Personal electronics
- Computers

#### 3 Description


The TL08xx JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias offset currents, and low offset-voltage temperature coefficient.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL084xD	SOIC (14)	8.65 mm × 3.91 mm
TL08xxFK	LCCC (20)	8.89 mm × 8.89 mm
TL084xJ	CDIP (14)	19.56 mm × 6.92 mm
TL084xN	PDIP (14)	19.3 mm × 6.35 mm
TL084xNS	SO (14)	10.3 mm × 5.3 mm
TL084xPW	TSSOP (14)	5.0 mm × 4.4 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Schematic Symbol**







#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				М	IN	MAX	UNIT
V <sub>CC+</sub>	(2)					18	
V <sub>CC</sub> -	Supply voltage (2)					-18	V
$V_{\text{ID}}$	Differential input voltage (3)					±30	V
$V_{I}$	Input voltage (2)(4)					±15	V
	Duration of output short circuit (5)				Unlimited		
	Continuous total power dissipation			See D	issipation Ra	ting Table	
			TL08_C TL08_AC TL08_BC	(	)	70	
$T_A$	Operating free-air temperature		TL08_I	-4	40	85	°C
			TL084Q	-4	40	125	İ
			TL08_M	-4	55	125	İ
	Operating virtual junction temperat	ure				150	°C
T <sub>C</sub>	Case temperature for 60 seconds	FK package	TL08_M			260	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	J or JG package	TL08_M			300	°C
T <sub>stg</sub>	Storage temperature			-	65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
- 3) Differential voltages are at IN+, with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

#### 6.2 ESD Ratings

Ī			VALUE	UNIT
Ī		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	1000	
	V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC+</sub>	Supply voltage		5	15	V
V <sub>CC</sub> -	Supply voltage		<b>-</b> 5	-15	V
$V_{CM}$	Common-mode voltage		V <sub>CC</sub> - + 4	V <sub>CC+</sub> – 4	V
- CIVI		TL08xM	<del>-</del> 55	125	
_	A male in male do man a male man	TL08xQ	-40	125	°C
T <sub>A</sub>	Ambient temperature	TL08xI	-40	85	30
		TL08xC	0	70	



### Electrical Characteristics for TL08xC, TL08xxC, and TL08xI (continued)

 $V_{CC+} = \pm 15 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST	T.(!)		TEST TA TA (1)		TL081C, TL082C, TL084C		TL081AC, TL082AC, TL084AC		TL081BC, TL082BC, TL084BC		TL081I, TL082I, TL084I		UNIT	
		CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Icc	Supply current (each amplifier)	V <sub>O</sub> = 0, No load	25°C		1.4	2.8		1.4	2.8		1.4	2.8		1.4	2.8	mA
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attenuation	A <sub>VD</sub> = 100	25°C		120			120			120			120		dB

#### 6.6 Electrical Characteristics for TL08xM and TL084x

 $V_{CC+} = \pm 15 \text{ V}$  (unless otherwise noted)

	DADAMETED	TEST CONDITIONS(1)	-	TLO	81M, TL082	:M	TL0	84Q, TL08	4M	
	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	T <sub>A</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	lanut offeet veltere	V 0. B 50.0	25°C		3	6		3	9	mV
$V_{IO}$	Input offset voltage	$V_{O} = 0, R_{S} = 50 \Omega$	Full range			9			15	mv
$\alpha_{VIO}$	Temperature coefficient of input offset voltage	$V_{O} = 0, R_{S} = 50 \Omega$	Full range		18			18		μV/°C
	Input offset current (2)	V <sub>O</sub> = 0	25°C		5	100		5	100	pА
I <sub>IO</sub>	input onset current	V <sub>O</sub> = 0	125°C			20			20	nA
	In a st bin a summer (2)		25°C		30	200		30	200	pА
I <sub>IB</sub>	Input bias current <sup>(2)</sup>	V <sub>O</sub> = 0	125°C			50			50	nA
V <sub>ICR</sub>	Common-mode input voltage range		25°C	±11	-12 to 15		±11	-12 to 15		V
		$R_L = 10 \text{ k}\Omega$	25°C	±12	±13.5		±12	±13.5		
$V_{OM}$	Maximum peak output voltage swing	R <sub>L</sub> ≥ 10 kΩ		±12			±12			V
	output voltage swilig	R <sub>L</sub> ≥ 2 kΩ	Full range	±10	±12		±10	±12		
^	Large-signal differential	V .40 V D > 0 I/O	25°C	25	200		25	200		\ //\ /
$A_{VD}$	voltage amplification	$V_O = \pm 10 \text{ V}, R_L \ge 2 \text{ k}\Omega$	Full range	15			15			V/mV
B <sub>1</sub>	Unity-gain bandwidth		25°C		3			3		MHz
ri	Input resistance		25°C		10 <sup>12</sup>			10 <sup>12</sup>		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$ $V_O = 0, R_S = 50 \Omega$	25°C	80	86		80	86		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio (ΔV <sub>CC±</sub> /ΔV <sub>IO</sub> )	$V_{CC} = \pm 15 \text{ V to } \pm 9 \text{ V},$ $V_{O} = 0, R_{S} = 50 \Omega$	25°C	80	86		80	86		dB
I <sub>CC</sub>	Supply current (each amplifier)	V <sub>O</sub> = 0, No load	25°C		1.4	2.8		1.4	2.8	mA
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attenuation	A <sub>VD</sub> = 100	25°C		120			120		dB

 <sup>(1)</sup> All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified.
 (2) Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown

#### 6.7 Operating Characteristics

 $V_{CC+} = \pm 15 \text{ V}, T_{\Delta} = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_I = 10 \text{ V}, R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF},$ See Figure 19	8 <sup>(1)</sup>	13		
SR	Slew rate at unity gain	$V_{l}$ = 10 V, $R_{L}$ = 2 k $\Omega$ , $C_{L}$ = 100 pF, $T_{A}$ = -55°C to 125°C, See Figure 19	5 <sup>(1)</sup>			V/µs

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

in Figure 13. Pulse techniques must be used that maintain the junction temperatures as close to the ambient temperature as possible.




### 6.9 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. The Figure numbers referenced in the following graphs are located in *Parameter Measurement Information*.

**Table 1. Table of Graphs** 

			Figure
V <sub>OM</sub>	Maximum peak output voltage	versus Frequency versus Free-air temperature versus Load resistance versus Supply voltage	Figure 1, Figure 2, Figure 3 Figure 4 Figure 5 Figure 6
^	Large-signal differential voltage amplification	versus Free-air temperature versus Load resistance	Figure 7 Figure 8
A <sub>VD</sub>	Differential voltage amplification	versus Frequency with feed-forward compensation	Figure 9
P <sub>D</sub>	Total power dissipation	versus Free-air temperature	Figure 10
I <sub>CC</sub>	Supply current	versus Free-air temperature versus Supply voltage	Figure 11 Figure 12
I <sub>IB</sub>	Input bias current	versus Free-air temperature	Figure 13
	Large-signal pulse response	versus Time	Figure 14
Vo	Output voltage	versus Elapsed time	Figure 15
CMRR	Common-mode rejection ratio	versus Free-air temperature	Figure 16
V <sub>n</sub>	Equivalent input noise voltage	versus Frequency	Figure 17
THD	Total harmonic distortion	versus Frequency	Figure 18






Figure 2. Maximum Peak Output Voltage vs Frequency



www.vishay.com

# Vishay Semiconductors

# **Zener Diodes**

## **FEATURES**

- Silicon planar power Zener diodes
- For use in stabilizing and clipping circuits with high power rating
- Standard Zener voltage tolerance is ± 5 %
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912











PRIMARY CHARA	PRIMARY CHARACTERISTICS						
PARAMETER	VALUE	UNIT					
V <sub>Z</sub> range nom.	3.3 to 75	V					
Test current I <sub>ZT</sub>	3.3 to 76	mA					
V <sub>Z</sub> specification	Thermal equilibrium						
Circuit configuration	Single						

# **APPLICATIONS**

Voltage stabilization

ORDERING INFOR	ORDERING INFORMATION							
DEVICE NAME	ORDERING CODE	TAPED UNITS PER REEL	MINIMUM ORDER QUANTITY					
1N4728A to 1N4761A	1N4728A to 1N4761A -series-TR	5000 per 13" reel	25 000/box					
1N4728A to 1N4761A	1N4728A to 1N4761A-series-TAP	5000 per ammopack (52 mm tape)	25 000/box					

PACKAGE				
PACKAGE NAME	WEIGHT	MOLDING COMPOUND FLAMMABILITY RATING	MOISTURE SENSITIVITY LEVEL	SOLDERING CONDITIONS
DO-41 (DO-204AL)	310 mg	UL 94 V-0	MSL level 1 (according J-STD-020)	Peak temperature max. 260 °C

ABSOLUTE MAXIMUM RATING	<b>GS</b> (T <sub>amb</sub> = 25 °C, unless otherwise spe	cified)		
PARAMETER	TEST CONDITION	SYMBOL	VALUE	UNIT
Power dissipation	Valid provided that leads at a distance of 4 mm from case are kept at ambient temperature	P <sub>tot</sub>	1300	mW
Zener current		I <sub>Z</sub>	$P_V/V_Z$	mA
Thermal resistance junction to ambient air	Valid provided that leads at a distance of 4 mm from case are kept at ambient temperature	R <sub>thJA</sub>	110	K/W
Junction temperature		Tj	175	°C
Storage temperature range		T <sub>stg</sub>	-65 to +175	°C
Forward voltage (max.)	I <sub>F</sub> = 200 mA	V <sub>F</sub>	1.2	V





www.vishay.com

# Vishay Semiconductors

	ZENER VOLTAGE	TEST		DEVEDEE	LEVKVCE	DYNAMIC		SUBCE	DECLII ATOD
PART NUMBER	RANGE (1)	TEST CURRENT		REVERSE LEAKAGE CURRENT		RESISTANCE f = 1 kHz		SURGE CURRENT (3)	REGULATOR CURRENT (2)
	V <sub>Z</sub> at I <sub>ZT1</sub> V NOM.	I <sub>ZT1</sub>	I <sub>ZT2</sub>	I <sub>R</sub> at V <sub>R</sub>		$\mathbf{Z}_{\text{ZT}}$ at $\mathbf{I}_{\text{ZT1}}$ $\mathbf{Z}_{\text{ZK}}$ at $\mathbf{I}_{\text{ZT2}}$		I <sub>R</sub>	I <sub>ZM</sub>
		mA	mA	μA MAX.	V	Ω		mA	mA
						TYP.	MAX.		MAX.
1N4728A	3.3	76	1	100	1	10	400	1380	276
1N4729A	3.6	69	1	100	1	10	400	1260	252
1N4730A	3.9	64	1	50	1	9	400	1190	234
1N4731A	4.3	58	1	10	1	9	400	1070	217
1N4732A	4.7	53	1	10	1	8	500	970	193
1N4733A	5.1	49	1	10	1	7	550	890	178
1N4734A	5.6	45	1	10	2	5	600	810	162
1N4735A	6.2	41	1	10	3	2	700	730	146
1N4736A	6.8	37	1	10	4	3.5	700	660	133
1N4737A	7.5	34	0.5	10	5	4	700	605	121
1N4738A	8.2	31	0.5	10	6	4.5	700	550	110
1N4739A	9.1	28	0.5	10	7	5	700	500	100
1N4740A	10	25	0.25	10	7.6	7	700	454	91
1N4741A	11	23	0.25	5	8.4	8	700	414	83
1N4742A	12	21	0.25	5	9.1	9	700	380	76
1N4743A	13	19	0.25	5	9.9	10	700	344	69
1N4744A	15	17	0.25	5	11.4	14	700	304	61
1N4745A	16	15.5	0.25	5	12.2	16	700	285	57
1N4746A	18	14	0.25	5	13.7	20	750	250	50
1N4747A	20	12.5	0.25	5	15.2	22	750	225	45
1N4748A	22	11.5	0.25	5	16.7	23	750	205	41
1N4749A	24	10.5	0.25	5	18.2	25	750	190	38
1N4750A	27	9.5	0.25	5	20.6	35	750	170	34
1N4751A	30	8.5	0.25	5	22.8	40	1000	150	30
1N4752A	33	7.5	0.25	5	25.1	45	1000	135	27
1N4753A	36	7	0.25	5	27.4	50	1000	125	25
1N4754A	39	6.5	0.25	5	29.7	60	1000	115	23
1N4755A	43	6	0.25	5	32.7	70	1500	110	22
1N4756A	47	5.5	0.25	5	35.8	80	1500	95	19
1N4757A	51	5	0.25	5	38.8	95	1500	90	18
1N4758A	56	4.5	0.25	5	42.6	110	2000	80	16
1N4759A	62	4	0.25	5	47.1	125	2000	70	14
1N4760A	68	3.7	0.25	5	51.7	150	2000	65	13
1N4761A	75	3.3	0.25	5	56	175	2000	60	12

#### Notes

<sup>(1)</sup> Based on DC measurement at thermal equilibrium while maintaining the lead temperature (T<sub>L</sub>) at 30 °C + 1 °C, 9.5 mm (3/8") from the diode body

 $<sup>^{(2)}</sup>$  Valid provided that electrodes at a distance of 4 mm from case are kept at ambient temperature

<sup>(3)</sup>  $t_p = 10 \text{ ms.}$