


**1) Write the control signals of the single-bus processor below for the following instructions (be careful with the addressing modes).**

- a.  $(\text{mem1}) + (\text{mem2}) = \text{R1}$
- b.  $(\text{mem1}) - (\text{R1}) = (\text{mem2})$
- c. Conditional Jump relative  
 (PC + offset in N and END in N)



**2) Answer the following questions:**

- a. Describe “BUS multiplexing”.
- b. Describe “Daisy Chain” interrupt handling system.

**3) Write RISC-V assembly code for the following equations (2 out of 3).**

a) 
$$S = \sum_{k=1}^n k^2 = 1^2 + 2^2 + 3^2 + \dots + n^2$$

b) 
$$S = k! = k \times (k - 1) \times (k - 2) \times \dots \times 2 \times 1$$


c) 
$$S = \sum_{k=1}^n (-1)^{2k-1} k = -n + (n - 1) - (n - 2) + \dots - 1$$

4) Following circuit is considered for a microprocessor which the microinstructions stored in instruction memory (also known as control memory) have a width of 26 bits. These microinstructions are broken down to three fields:

- 1) micro operation field (13 bits)
- 2) Next address field (X)
- 3) Status bits of MUX (8 bits)

Calculate number of bit in X and Y.

What is the size of the memory?



5) In the following problem, use a simple pipelined RISC architecture with a branch delay cycle. The architecture has pipelined functional units with the flowing execution cycles:

1. Floating point op: 3 cycles
2. Integer op: 1 cycles

The following table shows the minimum number of intervening cycles between the producer and consumer instructions to avoid stalls. Assume 0 intervening cycle for combinations not listed.

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	2
FP ALU op	Store and move double	2
Load double	FP ALU op	1
Load double	Store double	0

The following code computes a 3-tap filter. R1 contains address of the next input to the filter, and the output overwrites the input for the iteration. R2 contains the loop counter. The tab values are contained in F10, F11, F12.

```

LOOP:    L.D      F0, 0(R1)    #load the filter input for the iteration
        MULT.D   F2, F1, F12  #multiply elements
        ADD.D    F0, F2, F0    #add elements
        MULT.D   F2, F1, F11
        MOV.D    F1, F0       #move value in F0 to F1
        MULT.D   F0, F0, F10
        ADD.D    F0, F0, F2
        S.D      F0, 0(R1)    #store the result
        ADDI     R1, R1, 8     #increment pointer, 8 bytes per DW
        BNEZ     R2, LOOP     #continue till all inputs are processed
        SUBI     R2, R2, 1     #decrement element count


```

- a. How many cycles does the current code take for each iteration?
- b. Rearrange the code without unrolling to achieve 2 less cycles per iteration. Show execution cycle next to each code line.

**Bonus point)** Consider a processor with the following specifications:

It is a Stack-Based processor, meaning that it does not have general-purpose registers and uses a stack for this purpose.

1. The capacity of the stack is 32 8-bit words.
2. The stack has three control inputs, namely TOS, POP, and PUSH. The PUSH input pushes the input data onto the top of the stack, while the POP input removes the data from the top of the stack. These two inputs change the stack pointer. The TOS input returns the contents of the top of the stack without changing the stack pointer.
3. Reading from the stack is done.
4. The data on the DataOut output remains stable until the next read operation (either POP or TOS). This means that once data is read from the stack and appears on the DataOut output, it will remain stable and available for use until the next read operation is performed.
5. Memory Size =  $256 \times 8$  bits.
6. Two types of instructions:



For B-Type instructions which may need 2 operands (ADD, AND, SUB, OR), data will be gathered (POP) from the 2 top cells of stack and the output will be pushed on the top of the stack.


For B-Type instructions which may need 1 operand (NOT), data will be gathered (POP) from the top of stack and the output will be pushed on the top of the stack.

Operations of this processor is shown below (TOS = Top of Stack):

Mnemonic		Description	Opcode	Type
PUSH	adr-8	Push M[adr-8] on top of stack	00000001	A
POP	adr-8	Pop from top of stack into M[adr-8]	00000010	A
JMP	adr-8	PC $\leftarrow$ adr-8	00000100	A
BZ	adr-8	If (TOS = 0) PC $\leftarrow$ adr-8	00001000	A
ADD	-		10000000	B
SUB	-		10000001	B
AND	-		10000010	B
OR	-		10000011	B
NOT	-		10000100	B
NOP	-	No Operation	10000101	B

Operation	y
000	In1 + In2
001	In1 - In2
010	In1 & In2
011	In1   In2
100	Not In1
101	In2 + 1
110	In1
111	In2

ALU Truth table



- a) Show every step of fetching an instruction. Your answer must include number of cycles needed and actions taken in each cycle.
- b) Show every step of BZ adr instruction. Your answer must include number of cycles needed and actions taken in each cycle. (Assume fetching is process is finished)
- c) Show every step of ADD instruction. Your answer must include number of cycles needed and actions taken in each cycle. (Assume fetching is process is finished)

If you have any questions regarding this assignment, feel free to contact us.

**Please submit your homework, simulations and projects in the following format:**

Name\_StudentNumber\_HW1 (BillGates\_12345678\_HW1)

Good Luck!



## Reference Data

## RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order

MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add, addw	R	ADD (Word)	$R[rd] = R[rs1] + R[rs2]$	1)
addi, addiw	I	ADD Immediate (Word)	$R[rd] = R[rs1] + \text{imm}$	1)
and	R	AND	$R[rd] = R[rs1] \& R[rs2]$	
andi	I	AND Immediate	$R[rd] = R[rs1] \& \text{imm}$	
auipc	U	Add Upper Immediate to PC	$R[rd] = \text{PC} + (\text{imm}, 12'b0)$	
beq	SB	Branch Equal	if $R[rs1] == R[rs2]$ $\text{PC} = \text{PC} + (\text{imm}, 1b'0)$	
bge	SB	Branch Greater than or Equal	if $R[rs1] \geq R[rs2]$ $\text{PC} = \text{PC} + (\text{imm}, 1b'0)$	
bgeu	SB	Branch $\geq$ Unsigned	if $R[rs1] \geq R[rs2]$ $\text{PC} = \text{PC} + (\text{imm}, 1b'0)$	2)
blt	SB	Branch Less Than	if $R[rs1] < R[rs2]$ $\text{PC} = \text{PC} + (\text{imm}, 1b'0)$	
bltu	SB	Branch Less Than Unsigned	if $R[rs1] < R[rs2]$ $\text{PC} = \text{PC} + (\text{imm}, 1b'0)$	2)
bne	SB	Branch Not Equal	if $R[rs1] \neq R[rs2]$ $\text{PC} = \text{PC} + (\text{imm}, 1b'0)$	
csrrc	I	Cont./Stat.RegRead&Clear	$R[rd] = \text{CSR.CSR} = \text{CSR} \& \sim R[rs1]$	
csrrci	I	Cont./Stat.RegRead&Clear Imm	$R[rd] = \text{CSR.CSR} = \text{CSR} \& \sim \text{imm}$	
csrrs	I	Cont./Stat.RegRead&Set	$R[rd] = \text{CSR.CSR} = \text{CSR}   R[rs1]$	
csrrsi	I	Cont./Stat.RegRead&Set Imm	$R[rd] = \text{CSR.CSR} = \text{CSR}   \text{imm}$	
csrrw	I	Cont./Stat.RegRead&Write	$R[rd] = \text{CSR.CSR} = R[rs1]$	
csrrwi	I	Cont./Stat.RegRead&Write Imm	$R[rd] = \text{CSR.CSR} = \text{imm}$	
ebreak	I	Environment BREAK	Transfer control to debugger	
ecall	I	Environment CALL	Transfer control to operating system	
fence	I	Synch thread	Synchronizes threads	
fence.i	I	Synch Inst. & Data	Synchronizes writes to instruction stream	
jal	UJ	Jump & Link	$R[rd] = \text{PC} + 4$ ; $\text{PC} = \text{PC} + (\text{imm}, 1b'0)$	
jalr	I	Jump & Link Register	$R[rd] = \text{PC} + 4$ ; $\text{PC} = R[rs1] + \text{imm}$	3)
lb	I	Load Byte	$R[rd] = (\text{56'bM}[(7), M[R[rs1] + \text{imm}]](7:0))$	4)
lbu	I	Load Byte Unsigned	$R[rd] = (\text{56'bM}[(7), M[R[rs1] + \text{imm}]](7:0))$	
ld	I	Load Doubleword	$R[rd] = M[R[rs1] + \text{imm}](63:0)$	
lh	I	Load Halfword	$R[rd] = (\text{48'bM}[(15), M[R[rs1] + \text{imm}]](15:0))$	4)
lhu	I	Load Halfword Unsigned	$R[rd] = (\text{48'bM}[(15), M[R[rs1] + \text{imm}]](15:0))$	
lui	U	Load Upper Immediate	$R[rd] = (\text{32'bimm} < 31 >, \text{imm}, 12'b0)$	
lw	I	Load Word	$R[rd] = (\text{32'bM}[(31), M[R[rs1] + \text{imm}]](31:0))$	4)
lwu	I	Load Word Unsigned	$R[rd] = (\text{32'bM}[(31), M[R[rs1] + \text{imm}]](31:0))$	
or	R	OR	$R[rd] = R[rs1]   R[rs2]$	
ori	I	OR Immediate	$R[rd] = R[rs1]   \text{imm}$	
sb	S	Store Byte	$M[R[rs1] + \text{imm}](7:0) = R[rs2](7:0)$	
sd	S	Store Doubleword	$M[R[rs1] + \text{imm}](63:0) = R[rs2](63:0)$	
sh	S	Store Halfword	$M[R[rs1] + \text{imm}](15:0) = R[rs2](15:0)$	
sll, sllw	R	Shift Left (Word)	$R[rd] = R[rs1] \ll R[rs2]$	1)
slli, slliw	I	Shift Left Immediate (Word)	$R[rd] = R[rs1] \ll \text{imm}$	1)
slt	R	Set Less Than	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	
slti	I	Set Less Than Immediate	$R[rd] = (R[rs1] < \text{imm}) ? 1 : 0$	
sltiu	I	Set < Immediate Unsigned	$R[rd] = (R[rs1] < \text{imm}) ? 1 : 0$	2)
sltu	R	Set Less Than Unsigned	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	2)
sra, sraw	R	Shift Right Arithmetic (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1, 5)
srai, sraiw	I	Shift Right Arith Imm (Word)	$R[rd] = R[rs1] \gg \text{imm}$	1, 5)
srl, srlw	R	Shift Right (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1)
srli, srliw	I	Shift Right Immediate (Word)	$R[rd] = R[rs1] \gg \text{imm}$	1)
sub, subw	R	SUBtract (Word)	$R[rd] = R[rs1] - R[rs2]$	1)
sw	S	Store Word	$M[R[rs1] + \text{imm}](31:0) = R[rs2](31:0)$	
xor	R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$	
xori	I	XOR Immediate	$R[rd] = R[rs1] \wedge \text{imm}$	

- Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers  
2) Operation assumes unsigned integers (instead of 2's complement)  
3) The least significant bit of the branch address in jalr is set to 0  
4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register  
5) Replicates the instruction bit to fill in the leftmost bits of the result during right shift  
6) Multiply with one operand signed and one unsigned  
7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register  
8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)  
9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location  
The immediate field is sign-extended in RISC-V

## ARITHMETIC CORE INSTRUCTION SET

## RV64M Multiply Extension

MNEMONIC	FMT NAME	DESCRIPTION (in Verilog)	NOTE
mul, mulw	R	MULTiply (Word)	$R[rd] = (R[rs1] * R[rs2])(63:0)$ 1)
mulh	R	MULTiply High	$R[rd] = (R[rs1] * R[rs2])(127:64)$
mulhu	R	MULTiply High Unsigned	$R[rd] = (R[rs1] * R[rs2])(127:64)$ 2)
mulhsu	R	MULTiply upper Half Sign/Uns	$R[rd] = (R[rs1] * R[rs2])(127:64)$ 6)
div, divw	R	DIVide (Word)	$R[rd] = (R[rs1] / R[rs2])$ 1)
divu	R	DIVide Unsigned	$R[rd] = (R[rs1] / R[rs2])$ 2)
rem, remw	R	REMAinder (Word)	$R[rd] = (R[rs1] \% R[rs2])$ 1)
remu, remuw	R	REMAinder Unsigned (Word)	$R[rd] = (R[rs1] \% R[rs2])$ 1, 2)

## RV64F and RV64D Floating-Point Extensions

fld, flw	I	Load (Word)	$F[rd] = M[R[rs1] + \text{imm}]$	1)
fsd, fsw	S	Store (Word)	$M[R[rs1] + \text{imm}] = F[rd]$	1)
fadd.s, fadd.d	R	ADD	$F[rd] = F[rs1] + F[rs2]$	7)
fsub.s, fsub.d	R	SUBtract	$F[rd] = F[rs1] - F[rs2]$	7)
fmul.s, fmul.d	R	MULTiply	$F[rd] = F[rs1] * F[rs2]$	7)
fdiv.s, fdiv.d	R	DIVide	$F[rd] = F[rs1] / F[rs2]$	7)
fsqrt.s, fsqrt.d	R	SQuare Root	$F[rd] = \text{sqrt}(F[rs1])$	7)
fmaddd.s, fmaddd.d	R	Multiply-ADD	$F[rd] = F[rs1] * F[rs2] + F[rs3]$	7)
fmsub.s, fmsub.d	R	Multiply-SUBtract	$F[rd] = F[rs1] * F[rs2] - F[rs3]$	7)
fnmadd.s, fnmadd.d	R	Negative Multiply-ADD	$F[rd] = -(F[rs1] * F[rs2]) + F[rs3]$	7)
fnmsub.s, fnmsub.d	R	Negative Multiply-SUBtract	$F[rd] = -(F[rs1] * F[rs2]) - F[rs3]$	7)
fsgnj.s, fsgnj.d	R	SIGN source	$F[rd] = (F[rs1] < 63 >, F[rs1] < 62:0 >)$	7)
fsgnjn.s, fsgnjn.d	R	Negative SIGN source	$F[rd] = (-F[rs1] < 63 >, F[rs1] < 62:0 >)$	7)
fsgnjx.s, fsgnjx.d	R	Xor SIGN source	$F[rd] = (F[rs1] < 63 > ^ F[rs1] < 63 >, F[rs1] < 62:0 >)$	7)
fmin.s, fmin.d	R	MINimum	$F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]$	7)
fmax.s, fmax.d	R	MAXimum	$F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]$	7)
feq.s, feq.d	R	Compare Float Equal	$R[rd] = (F[rs1] == F[rs2]) ? 1 : 0$	7)
flt.s, flt.d	R	Compare Float Less Than	$R[rd] = (F[rs1] < F[rs2]) ? 1 : 0$	7)
fle.s, fle.d	R	Compare Float Less than or =	$R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0$	7)
fclass.s, fclass.d	R	Classify Type	$R[rd] = \text{class}(F[rs1])$	7, 8)
fmv.s.x, fmv.d.x	R	Move from Integer	$F[rd] = R[rs1]$	7)
fmv.x.s, fmv.x.d	R	Move to Integer	$R[rd] = F[rs1]$	7)
fcvt.s.d	R	Convert to SP from DP	$F[rd] = \text{single}(F[rs1])$	
fcvt.d.s	R	Convert to DP from SP	$F[rd] = \text{double}(F[rs1])$	
fcvt.s.w, fcvt.d.w	R	Convert from 32b Integer	$F[rd] = \text{float}(R[rs1])(31:0)$	7)
fcvt.s.l, fcvt.d.l	R	Convert from 64b Integer	$F[rd] = \text{float}(R[rs1])(63:0)$	7)
fcvt.s.wu, fcvt.d.wu	R	Convert from 32b Int Unsigned	$F[rd] = \text{float}(R[rs1])(31:0)$	2, 7)
fcvt.s.lu, fcvt.d.lu	R	Convert from 64b Int Unsigned	$F[rd] = \text{float}(R[rs1])(63:0)$	2, 7)
fcvt.w.s, fcvt.w.d	R	Convert to 32b Integer	$R[rd](31:0) = \text{integer}(F[rs1])$	7)
fcvt.l.s, fcvt.l.d	R	Convert to 64b Integer	$R[rd](63:0) = \text{integer}(F[rs1])$	7)
fcvt.wu.s, fcvt.wu.d	R	Convert to 32b Int Unsigned	$R[rd](31:0) = \text{integer}(F[rs1])$	2, 7)
fcvt.lu.s, fcvt.lu.d	R	Convert to 64b Int Unsigned	$R[rd](63:0) = \text{integer}(F[rs1])$	2, 7)

## RV64A Atomic Extension

amoadd.w, amoadd.d	R	ADD	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] + R[rs2]$	9)
amoand.w, amoand.d	R	AND	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \& R[rs2]$	9)
amomax.w, amomax.d	R	MAXimum	$M[R[rs1]] = M[R[rs1]] \vee R[rs2]$ $R[rd] = M[R[rs1]]$	9)
amomaxu.w, amomaxu.d	R	MAXimum Unsigned	if $(R[rs2] > M[R[rs1]])$ $M[R[rs1]] = R[rs2]$ $R[rd] = M[R[rs1]]$	2, 9)
amomin.w, amomin.d	R	MINimum	if $(R[rs2] < M[R[rs1]])$ $M[R[rs1]] = R[rs2]$ $R[rd] = M[R[rs1]]$	9)
amominu.w, amominu.d	R	MINimum Unsigned	if $(R[rs2] < M[R[rs1]])$ $M[R[rs1]] = R[rs2]$ $R[rd] = M[R[rs1]]$	2, 9)
amoor.w, amoor.d	R	OR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]]   R[rs2]$	9)
amoswap.w, amoswap.d	R	SWAP	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = R[rs2]$	9)
amoxor.w, amoxor.d	R	XOR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \wedge R[rs2]$	9)
lr.w, lr.d	R	Load Reserved	$R[rd] = M[R[rs1]]$ reservation on $M[R[rs1]]$	
sc.w, sc.d	R	Store Conditional	if reserved, $M[R[rs1]] = R[rs2]$ , $R[rd] = 0$ ; else $R[rd] = 1$	

## CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0		
R	funct7				rs2		rs1		funct3		rd		Opcode			
I	imm[11:0]						rs1		funct3		rd		Opcode			
S	imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode			
SB	imm[12 10:5]						rs1		funct3		imm[4:1 1]		opcode			
U	imm[31:12]												rd		opcode	
UJ	imm[20 10:1 11 19:12]												rd		opcode	

## PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
breqz	Branch = zero	if(R[rs1] == 0) PC = PC + {imm, 1b'0}	breq
bneqz	Branch ≠ zero	if(R[rs1] != 0) PC = PC + {imm, 1b'0}	bne
fabs.s, fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgn
fmv.s, fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fneg.s, fneg.d	FP negate	F[rd] = -F[rs1]	fsgnjn
j	Jump	PC = {imm, 1b'0}	j
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
nop	No operation	R[0] = R[0]	addi
not	Not	R[rd] = ~R[rs1]	xori
ret	Return	PC = R[1]	jalr
seqz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
snez	Set ≠ zero	R[rd] = (R[rs1] != 0) ? 1 : 0	altu

## OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
lb	I	0b000011	0b0		0b/0
lh	I	0b000011	0b1		0b/1
lw	I	0b000011	0b10		0b/2
ld	I	0b000011	0b11		0b/3
lbu	I	0b000011	1b0		0b/4
lhu	I	0b000011	1b1		0b/5
lwu	I	0b000011	1b10		0b/6
fence	I	0b011111	0b0		0b/0
fence.i	I	0b011111	0b1		0b/1
addi	I	0b100011	0b0		1b/0
slti	I	0b100011	0b1	0b000000	1b/1/00
slti	I	0b100011	0b10		1b/2
sltiu	I	0b100011	0b11		1b/3
xori	I	0b100011	1b0		1b/4
srl	I	0b100011	1b1	0b000000	1b/5/00
srai	I	0b100011	1b1	0b100000	1b/5/20
ori	I	0b100011	1b10		1b/6
andi	I	0b100011	1b11		1b/7
auipc	U	0b101111			1b/7
addiw	I	0b110111	0b0		1b/0
sltiw	I	0b110111	0b1	0b000000	1b/1/00
srlw	I	0b110111	1b1	0b000000	1b/5/00
sraiw	I	0b110111	1b1	0b100000	1b/5/20
sb	S	0b100011	0b0		2b/0
sh	S	0b100011	0b1		2b/1
sw	S	0b100011	0b10		2b/2
sd	S	0b100011	0b11		2b/3
add	R	0b110011	0b0	0b000000	3b/0/00
sub	R	0b110011	0b0	0b100000	3b/0/20
sll	R	0b110011	0b1	0b000000	3b/1/00
sll	R	0b110011	0b10	0b000000	3b/2/00
slltu	R	0b110011	0b11	0b000000	3b/3/00
xor	R	0b110011	1b0	0b000000	3b/4/00
srl	R	0b110011	1b1	0b000000	3b/5/00
sra	R	0b110011	1b1	0b100000	3b/5/20
or	R	0b110011	1b10	0b000000	3b/6/00
and	R	0b110011	1b11	0b000000	3b/7/00
lui	U	0b110111			3b/7
addw	R	0b111011	0b0	0b000000	3b/0/00
subw	R	0b111011	0b0	0b100000	3b/0/20
sllw	R	0b111011	0b1	0b000000	3b/1/00
srlw	R	0b111011	1b1	0b000000	3b/5/00
sraw	R	0b111011	1b1	0b100000	3b/5/20
bqz	SB	1b000011	0b0		6b/0
bne	SB	1b000011	0b1		6b/1
blt	SB	1b000011	1b0		6b/4
bge	SB	1b000011	1b1		6b/5
bltu	SB	1b000011	1b10		6b/6
bgeu	SB	1b000011	1b11		6b/7
jalr	I	1b001111	0b0		6b/0
jal	UJ	1b011111			6b/0
ecall	I	1b100011	0b0	0b0000000000	7b/0/000
ebreak	I	1b100011	0b0	0b0000000001	7b/0/001
csrrw	I	1b100011	0b1		7b/2
csrrs	I	1b100011	0b10		7b/3
csrrc	I	1b100011	0b11		7b/4
csrrwi	I	1b100011	1b1		7b/5
csrrsi	I	1b100011	1b10		7b/6
csrrci	I	1b100011	1b11		7b/7

③

## REGISTER NAME, USE, CALLING CONVENTION

④

REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	--
x4	tp	Thread pointer	--
x5-x7	t0-t2	Temporaries	Caller
x8	s0/sf	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-f7	ft0-ft7	FP Temporaries	Caller
f8-f9	fs0-fs1	FP Saved registers	Callee
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

## IEEE 754 FLOATING-POINT STANDARD


$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383

## IEEE Half-, Single-, Double-, and Quad-Precision Formats:

S	Exponent	Fraction
15	14	10 9 0
S	Exponent	Fraction
31	30	23 22 0
S	Exponent	Fraction
63	62	52 51 0
S	Exponent	Fraction
127	126	112 111 0

## MEMORY ALLOCATION



## SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 <sup>3</sup>	Kilo-	K	2 <sup>10</sup>	Kibi-	Ki
10 <sup>6</sup>	Mega-	M	2 <sup>20</sup>	Mebi-	Mi
10 <sup>9</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
10 <sup>12</sup>	Tera-	T	2 <sup>40</sup>	Tebi-	Ti
10 <sup>15</sup>	Peta-	P	2 <sup>50</sup>	Pebi-	Pi
10 <sup>18</sup>	Exa-	E	2 <sup>60</sup>	Exbi-	Ei
10 <sup>21</sup>	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi
10 <sup>24</sup>	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi
10 <sup>-3</sup>	milli-	m	10 <sup>-15</sup>	femto-	f
10 <sup>-6</sup>	micro-	μ	10 <sup>-18</sup>	atto-	a
10 <sup>-9</sup>	nano-	n	10 <sup>-21</sup>	zepto-	z
10 <sup>-12</sup>	pico-	p	10 <sup>-24</sup>	yocto-	y