
## **Computer Organization - HW2**

## Email: iustCompOrg+4021@gmail.com



**1)** Write the control signals of the single-bus processor below for the following instructions (be careful with the addressing modes).

- **a.** (mem1) + (mem2) = R1
- **b.** (mem1) (R1) = (mem2)
- c. Conditional Jump <u>relative</u> (PC + offset in N and END in N)



- 2) Answer the following questions:
  - a. Describe "BUS multiplexing".
  - b. Describe "Daisy Chain" interrupt handling system.

3) Write RISC-V assembly code for the following equations (2 out of 3).

a) 
$$S = \sum_{k=1}^{n} k^2 = 1^2 + 2^2 + 3^2 + \dots + n^2$$

b) 
$$S = k! = k \times (k-1) \times (k-2) \times ... \times 2 \times 1$$

c) 
$$S = \sum_{k=1}^{n} (-1)^{2k-1}k = -n + (n-1) - (n-2) + \dots - 1$$


Fall 2023

**4)** Following circuit is considered for a microprocessor which the microinstructions stored in instruction memory (also known as control memory) have a width of 26 bits. These microinstructions are broken down to three fields:

- 1) micro operation field (13 bits)
- 2) Next address field (X)
- 3) Status bits of MUX (8 bits)

Calculate number of bit in X and Y.

What is the size of the memory?



**5)** In the following problem, use a simple pipelined RISC architecture with a branch delay cycle. The architecture has pipelined functional units with the flowing execution cycles:

1. Floating point op: 3 cycles

2. Integer op: 1 cycles

The following table shows the minimum number of intervening cycles between the producer and consumer instructions to avoid stalls. Assume 0 intervening cycle for combinations not listed.

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	2
FP ALU op	Store and move double	2
Load double	FP ALU op	1
Load double	Store double	0

The following code computes a 3-tap filter. R1 contains address of the next input to the filter, and the output overwrites the input for the iteration. R2 contains the loop counter. The tab values are contained in F10, F11, F12.

Fall 2023 Page | 2

```
LOOP:
           L.D
                       F0, 0(R1) #load the filter input for the iteration
           MULT.D
                       F2, F1, F12 #multiply elements
           ADD.D
                       F0, F2, F0 #add elements
                       F2, F1, F11
           MULT.D
           MOV.D
                       F1, F0
                                   #move value in F0 to F1
           MULT.D
                       F0, F0, F10
           ADD.D
                       F0, F0, F2
           S.D
                       F0, 0(R1)
                                   #store the result
           ADDI
                       R1, R1, 8 #increment pointer, 8 bytes per DW
                       R2, LOOP
           BNEZ
                                   #continue till all inputs are processed
           SUBI
                       R2, R2, 1 #decrement element count
```

Fall 2023 Page | 3


a. How many cycles does the current code take for each iteration?

b. Rearrange the code without unrolling to achieve 2 less cycles per iteration. Show execution cycle next to each code line.

**Bonus point)** Consider a processor with the following specifications:

It is a Stack-Based processor, meaning that it does not have general-purpose registers and uses a stack for this purpose.

- 1. The capacity of the stack is 32 8-bit words.
- 2. The stack has three control inputs, namely TOS, POP, and PUSH. The PUSH input pushes the input data onto the top of the stack, while the POP input removes the data from the top of the stack. These two inputs change the stack pointer. The TOS input returns the contents of the top of the stack without changing the stack pointer.
- 3. Reading from the stack is done.
- 4. The data on the DataOut output remains stable until the next read operation (either POP or TOS). This means that once data is read from the stack and appears on the DataOut output, it will remain stable and available for use until the next read operation is performed.
- 5. Memory Size =  $256 \times 8$  bits.
- 6. Two types of instructions:



For B-Type instructions which may need 2 operands (ADD, AND, SUB, OR), data will be gathered (POP) from the 2 top cells of stack and the output will be pushed on the top of the stack.

For B-Type instructions which may need 1 operand (NOT), data will be gathered (POP) from the top of stack and the output will be pushed on the top of the stack.

Fall 2023


Operations of this processor is shown below (TOS = Top of Stack):

Mnemonic		Description	Opcode	Typ e
PUSH	adr-8	Push M[adr-8] on top of stack	0000001	Α
POP	adr-8	Pop from top of stack into M[adr-8]	0000010	Α
JMP	adr-8	PC ← adr-8	00000100	Α
BZ	adr-8	If (TOS = 0) PC $\leftarrow$ adr-8	00001000	А
ADD	=		10000000	В
SUB	=		10000001	В
AND	=		10000010	В
OR	-		10000011	В
NOT	=		10000100	В
NOP	-	No Operation	10000101	В

Operation	У
000	In1 + In2
001	In1 - In2
010	In1 & In2
011	In1   In2
100	Not In1
101	In2 + 1
110	ln1
111	ln2

ALU Truth table

Zero Detection Unit



Fall 2023 Page | 5

- a) Show every step of fetching an instruction. Your answer must include number of cycles needed and actions taken in each cycle.
- Show every step of BZ adr instruction. Your answer must include number of cycles needed and actions taken in each cycle. (Assume fetching is process is finished)
- c) Show every step of ADD instruction. Your answer must include number of cycles needed and actions taken in each cycle. (Assume fetching is process is finished)

If you have any questions regarding this assignment, feel free to contact us.

Please submit your homework, simulations and projects in the following format:

Name\_StudentNumber\_HW1 (BillGates\_12345678\_HW1)

Good Luck!

Fall 2023 Page | 6



	~				①									2
			ISC-V	, D.C. 1	_		HMETIC CORE  M Multiply Extens		STRUCTION	SET			,	Ø
				Reference 1	Data	MNEM			NAME		DESCRIPTIO	N (in Verilog)	N	OTE
			GER INSTRUCTIONS, in al			mul, m			MULtiply (Word)		R[rd] = (R[rs1]		11	1)
	MNEMONIC			DESCRIPTION (in Verilog)	NOTE	mulh		R	MULtiply High			* R[rs2])(127:64)		,
	add,addw		ADD (Word)	R[rd] = R[rs1] + R[rs2]	1)	mulhu		R	MULtiply High U			* R[rs2])(127:64)		2)
	addi,addiw	-	ADD Immediate (Word)	R[rd] = R[rs1] + imm	1)	mulhs	u	R	MULtiply upper Hal	lf Sign/Uns	R[rd] = (R[rs1]	* R[rs2])(127:64)		6)
	and	R	AND	R[rd] = R[rs1] & R[rs2]		div,d	ivw	R	DIVide (Word)		R[rd] = (R[rs1]	/ R[rs2])		1)
	andi auipc	I	AND Immediate	R[rd] = R[rs1] & imm		divu		R	DIVide Unsigned		R[rd] = (R[rs1])	/ R[rs2])		2)
		U	Add Upper Immediate to PC	if(R[rs1]==R[rs2)		rem, re	emw		REMainder (Word		R[rd] = (R[rs1])	% R[rs2])		1)
	beq	SB	Branch EQual	PC=PC+{imm,1b'0}		remu,	remuw	R	REMainder Unsign (Word)	ned	R[rd] = (R[rs1]	% R[rs2])		1,2)
	bge	SB	Branch Greater than or Equal			RV641	and RV64D Floa	tinσ.	. ,	ns				
	-		Diamen orems man or Dalam	PC=PC+{imm,1b'0}		fld, f			Load (Word)		F[rd] = M[R[rs1	]+imm]		1)
	bgeu	SB	Branch ≥ Unsigned	$if(R[rs1] \ge R[rs2)$	2)	fsd, f	sw	S	Store (Word)		M[R[rs1]+imm]			1)
				PC=PC+{imm,1b'0}		fadd.	s,fadd.d	R	ADD		F[rd] = F[rs1] +	F[rs2]		7)
	blt	SB		if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}&lt;/td"><td></td><td>fsub.</td><td>s,fsub.d</td><td>R</td><td>SUBtract</td><td></td><td>F[rd] = F[rs1] -</td><td>F[rs2]</td><td></td><td>7)</td></r[rs2)>		fsub.	s,fsub.d	R	SUBtract		F[rd] = F[rs1] -	F[rs2]		7)
	bltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}&lt;/td"><td>2)</td><td>fmul.</td><td>s,fmul.d</td><td>R</td><td>MULtiply</td><td></td><td>F[rd] = F[rs1] *</td><td>F[rs2]</td><td></td><td>7)</td></r[rs2)>	2)	fmul.	s,fmul.d	R	MULtiply		F[rd] = F[rs1] *	F[rs2]		7)
	bne	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}		fdiv.	s,fdiv.d	R	DIVide		F[rd] = F[rs1] /	F[rs2]		7)
	csrrc	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim R[rs1]$		fsqrt	.s,fsqrt.d	R	SQuare RooT		F[rd] = sqrt(F[rs	1])		7)
	csrrci	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim imm$		fmadd	.s,fmadd.d	R	Multiply-ADD		F[rd] = F[rs1] *	F[rs2] + F[rs3]		7)
	csrrs	I	Imm Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR   R[rs1]		fmsub	.s,fmsub.d	R	Multiply-SUBtract	t	F[rd] = F[rs1] *	F[rs2] - F[rs3]		7)
	csrrsi	I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR   R[rS1]		fnmad	d.s,fnmadd.d	R	Negative Multiply			* F[rs2] + F[rs3])		7)
	COLLOI	1	Imm	K[Id] - CSK, CSK - CSK   IIIIII		fnmsu	b.s,fnmsub.d	R	Negative Multiply	-SUBtract	F[rd] = -(F[rs1]	* F[rs2] - F[rs3])		7)
	csrrw	I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fsgnj	.s,fsgnj.d	R	SiGN source		$F[rd] = \{ F[rs2] \cdot$	<63>,F[rs1]<62:0>	}	7)
	csrrwi	Î	Cont./Stat.Reg Read&Write	R[rd] = CSR; CSR = imm		fsgnj	n.s,fsgnjn.d	R	Negative SiGN sou	urce	$F[rd] = \{ (\sim F[rs])$	2]<63>), F[rs1]<62	2:0>}	7)
		•	Imm	Aliaj esta este mun		fsgnj:	x.s,fsgnjx.d	R	Xor SiGN source			63>^F[rs1]<63>,		7)
	ebreak	I	Environment BREAK	Transfer control to debugger		6-1-	s.fmin.d	ъ	MINimum		F[rs1]<62:0>}	FF. 21) 0 FF. 11	P(2)	-
	ecall	I	Environment CALL	Transfer control to operating system			-,		MAXimum			F[rs2]) ? F[rs1] :		7)
	fence	I	Synch thread	Synchronizes threads			s,fmax.d		Compare Float EO			F[rs2]) ? F[rs1] :	r[rs2]	7)
	fence.i	I	Synch Instr & Data	Synchronizes writes to instruction			,feq.d ,flt.d	R	Compare Float Les		R[rd] = (F[rs1]= R[rd] = (F[rs1]<	= F[rs2]) ? 1 : 0		7)
				stream			,fle.d	R R	Compare Float Less			F[rs2]) ? 1 : 0		7)
	jal	UJ	Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$			s.s,fclass.d		Classify Type		R[rd] = (F[rst] < R[rd] = class(F[	,		7)
	jalr	I	Jump & Link Register	R[rd] = PC+4; $PC = R[rs1]+imm$	3)		.x,fmv.d.x		Move from Integer		F[rd] = R[rs1]	181])		7,8) 7)
	lb	I	Load Byte	R[rd] =	4)		.s,fmv.x.d	R	Move to Integer		R[rd] = K[rs1]			7)
				{56'bM[](7),M[R[rs1]+imm](7:0)}		fcvt.			Convert to SP from		F[rd] = single(F	Fec13)		1)
	lbu	I	Load Byte Unsigned	$R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$		fcvt.		R	Convert to DP from		F[rd] = double(I			
	ld	I	Load Doubleword	R[rd] = M[R[rs1] + imm](63:0)			s.w,fcvt.d.w	R	Convert from 32b		F[rd] = float(R[r			7)
	1h	I	Load Halfword	R[rd] = {48'bM[](15),M[R[rs1]+imm](15:0)}	4)		s.l,fcvt.d.l		Convert from 64b	-	F[rd] = float(R[r])			7)
	lhu	I	Load Halfword Unsigned	$R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$			s.wu,fcvt.d.wu		Convert from 32b		F[rd] = float(R[r])			2,7)
	lui	U	Load Upper Immediate	R[rd] = {32b'imm<31>, imm, 12'b0}					Unsigned					
	lw	I	Load Word	R[rd] =	4)	fcvt.	s.lu,fcvt.d.lu	R	Convert from 64b Unsigned	Int	F[rd] = float(R[r])	rs1](63:0))		2,7)
		•	Loud Word	{32'bM[](31),M[R[rs1]+imm](31:0)}	7)	fcvt.	w.s,fcvt.w.d	R	Convert to 32b Inte	eger	R[rd](31:0) = in	teger(F[rs1])		7)
	lwu	I	Load Word Unsigned	$R[rd] = \{32'b0,M[R[rs1]+imm](31:0)\}$			l.s,fcvt.l.d		Convert to 64b Inte		R[rd](63:0) = in			7)
	or	R	OR	$R[rd] = R[rs1] \mid R[rs2]$			wu.s,fcvt.wu.d		Convert to 32b Int					2,7)
,	ori	I	OR Immediate	$R[rd] = R[rs1] \mid imm$			lu.s,fcvt.lu.d		Convert to 64b Int					2,7)
	sb	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		RV64/	A Atomtic Extension							-,-,
	sd	S	Store Doubleword	M[R[rs1]+imm](63:0) = R[rs2](63:0)			d.w,amoadd.d		ADD		R[rd] = M[R[rs]	1]],		9)
	sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)				_			M[R[rs1]] = M[	R[rs1]] + R[rs2]		
	sll,sllw	R	Shift Left (Word)	R[rd] = R[rs1] << R[rs2]	1)	amoan	d.w,amoand.d	R	AND		R[rd] = M[R[rs]] M[R[rs]]) = M[	l]], R[rs1]] & R[rs2]		9)
	slli,slliw	I	Shift Left Immediate (Word)	$R[rd] = R[rs1] \ll imm$	1)	amoma	x.w,amomax.d	R	MAXimum		R[rd] = M[R[rs]]	1]],		9)
	slt	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0				r	MAVimore II.		if(R[rs2] > M[R[	[rs1]]M[R[rs1]] = R	[rs2]	
	slti	I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0		amomax	ku.w,amomaxu.d	K	MAXimum Unsign		R[rd] = M[R[rs]] if $R[rs2] > M[R]$	l]], rs1]]) M[R[rs1]] = R	frs21	2,9)
	sltiu	I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)	amomi	n.w,amomin.d	R	MINimum		R[rd] = M[R[rs1]	],		9)
	sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)			P	MINimum Unsign		$if(R[rs2] \le M[R[$	rs1]]) M[R[rs1]] = R	[rs2]	
	sra,sraw	R	Shift Right Arithmetic (Word)	R[rd] = R[rs1] >> R[rs2]	1,5)	amomir	nu.w,amominu.d	R	MINIMUM Unsign		R[rd] = M[R[rs1] if $R[rs2] < M[R]$	], rs1]]) M[R[rs1]] = R	frs21	2,9)
	srai,sraiw	I	Shift Right Arith Imm (Word)	R[rd] = R[rs1] >> imm	1,5)	amoor	.w,amoor.d	R	OR		R[rd] = M[R[rs]]	]],	-(I-OL)	9)
	srl,srlw	R	Shift Right (Word)	R[rd] = R[rs1] >> R[rs2]	1)				CWIAD		M[R[rs1]] = M[	R[rs1]]   R[rs2]		
	srli,srliw	I	Shift Right Immediate (Word)	R[rd] = R[rs1] >> imm	1)		np.w,amoswap.d r.w,amoxor.d		SWAP XOR		R[rd] = M[R[rs] R[rd] = M[R[rs]	[]], M[R[rs1]] = R[	rs2]	9) 9)
	sub, subw	R	SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	1)	dillozo.	r.w, amozor.a	K	AOR		M[R[rs1]] = M[			9)
	SW	S	Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)		lr.w,	lr.d	R	Load Reserved		R[rd] = M[R[rs]]	1]],		
	xor		XOR	$R[rd] = R[rs1] \land R[rs2]$		sc.w,	ec d	D	Store Conditional		reservation on N			
	xori			$R[rd] = R[rs1] \land imm$		30,	30.0	K	Store Conditional		if reserved, M[F R[rd] = 0; else F	R[rd] = 1		
				ightmost 32 bits of a 64-bit registers										
			n assumes unsigned integers (in significant bit of the branch ad			CORE	E INSTRUCTIO	N F	DRMATS					
				n bit of data to fill the 64-bit register			31 27	26	25 24 20	19	15 14 12	2 11 7	6	0
	5) Re	plicates	s the sign bit to fill in the leftmo	ost bits of the result during right shift		R	funct7		rs2	rsl	funct3	rd	Opco	de
			vith one operand signed and or			1	imm	[11:0	]	rsl	funct3	rd	Opco	de
				on operation using the rightmost 32 bits o	of a 64-	s	imm[11:5]		rs2	rsl	funct3	imm[4:0]	opco	_
		t F regi: lassifv w		nich properties are true (e.g., -inf, -0,+0,	+inf	SB	imm[12 10:5	5]	rs2	rsl	funct3	imm[4:1 11]	opco	_
		norm, .		nen properties are true (e.g., -mg, =0,±0,	. Ing,	U	, ,,	_	imm[31:12]			rd	opco	_
	9) Ato	omic m	emory operation; nothing else o	can interpose itself between the read and	l the	UJ		im	n[20 10:1 11 19	:12]		rd	opco	_
			ne memory location	177					. ,  **	-			F.00	
	i ne im	meutan	e field is sign-extended in RISC	~										

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition



1 1

1 1 ı

4 SAVER

N.A. Caller Callee Caller

Callee Callee

Caller Caller Callee Caller Caller

Callee Caller Caller

Callee

REGISTER	NAME	USE
×0	zero	The constant value 0
x1	ra	Return address
x2	sp	Stack pointer
x3	gp	Global pointer
x4	tp	Thread pointer
x5-x7	t0-t2	Temporaries
xθ	s0/fp	Saved register/Frame pointer
×9	s1	Saved register
x10-x11	a0-a1	Function arguments/Return valu
x12-x17	a2-a7	Function arguments
x18-x27	s2-s11	Saved registers
x28-x31	t3-t6	Temporaries
f0-f7	ft0-ft7	FP Temporaries
f8-f9	fs0-fs1	FP Saved registers
f10-f11	fa0-fa1	FP Function arguments/Return v
f12-f17	fa2-fa7	FP Function arguments
0.00 0.00		mm a little

MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch = zero	if(R[rs1]==0) PC=PC+{imm,1b'0}	beq
bnez	Branch ≠ zero	if(R[rs1]!=0) PC=PC+{imm,1b'0}	bne
fabs.s,fabs.d	Absolute Value	$F[rd] = (F[rs1] \le 0) ? -F[rs1] : F[rs1]$	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fagnj
fneg.s,fneg.d	FP negate	F[rd] = -F[rs1]	fagnjn
j	Jump	$PC = \{imm, 1b'0\}$	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
11	Load imm	R[rd] = imm	addi
EV	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
пор	No operation	R[0] = R[0]	addi
not	Not	R[rd] = -R[rs1]	xori
ret	Return	PC = R[1]	jalr
seqz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
anez	Set ≠ zero	R[rd] = (R[rs1]!= 0) ? 1 : 0	sltu

PSEUDO INSTRUCTIONS

subw sllw srlw sraw beq bne blt

bge bltu bgeu jalr jal ecall

ebreak CSRRW CSRRS

CSRRC CSRRWI CSRRSI CSRRCI

R R R SB SB SB SB SB SB I UJ

1110011 1110011 1110011

## IEEE 754 FLOATING-POINT STANDARD

(-1)<sup>S</sup> × (1 + Fraction) × 2<sup>(Exponent - Bias)</sup> where Half-Precision Bias = 15, Single-Precision Bias = 127,

Double-Precision Bias = 1023, Quad-Precision Bias = 16383 IEEE Half-, Single-, Double-, and Quad-Precision Formats:

i i i i i i i i i i i i i i i i i i i	. ran-, .	Jingie-, i	Journe	, and Q	uau	- recision rormats.	
s	Exp	onent	Fra	ction			
15	14	10	9		-0		
S	1	Exponent				Fraction	
31	30		23	22		0	
S		Expone	ent			Fraction	
63	62			52 51			0
S		Ex	ponen	t		Fraction	
127	126				112	111	

FP Saved registers R[rd] = R[rs1] + R[rs2]

OPCODES IN	NUMER	RICAL ORDE	D BY OPCO	NDF	
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEYADECIMAL
lb	I	0000011	000	TUNCTI OKIMM	03/0
1h	i	0000011	001		03/1
lw	I	0000011	010		03/2
ld	i	0000011	011		03/3
1bu	í	0000011	100		03/4
1hu	í	0000011	101		03/5
lwu	í	0000011	110		03/6
fence	î	0001111	000		0F/0
fence.i	i	0001111	001		0F/1
addi	i	0010011	000		13/0
slli	î	0010011	001	0000000	13/1/00
slti	i	0010011	010		13/2
sltiu	i	0010011	011		13/3
xori	î	0010011	100		13/4
srli	î	0010011	101	0000000	13/5/00
srai	i	0010011	101	0100000	13/5/20
ori	Î	0010011	110		13/6
andi	Ī	0010011	111		13/7
auipc	Ú	0010111			17
addiw	ï	0011011	000		1B/0
slliw	I	0011011	001	0000000	1B/1/00
srliw	1	0011011	101	0000000	1B/5/00
sraiw	I	0011011	101	0100000	1B/5/20
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
SW	S	0100011	010		23/2
sd	S	0100011	011		23/3
add	R	0110011	000	0000000	33/0/00
aub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt.	R	0110011	010	0000000	33/2/00
sltu	R	0110011	011	0000000	33/3/00
ror	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
addw	R	0111011	000	0000000	3B/0/00
subw	R	0111011	000	0100000	3B/0/20
sllw	R	0111011	001	0000000	3B/1/00
srlw	R	0111011	101	0000000	3B/5/00
sraw	R	0111011	101	0100000	3B/5/20

0000000000000

0000000000001

MEMORY ALLOCATION			STACI	FRAME
SP - 0000 003f fff fff0 <sub>hex</sub>	Stack			Higher
	⊥		Argument 9	Memory
	Y		Argument 8	Addresses
	↑	FP →	Saved Registers	Stack
	Dynamic Data			Grows
0000 0000 1000 0000 <sub>hex</sub>	Static Data		Local Variables	1
PC - 0000 0000 0040 0000 <sub>bex</sub>	Text	SP →		Lower
O <sub>hex</sub>	Reserved			Memory Addresses

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
103	Kilo-	K	210	Kibi-	Ki
10 <sup>6</sup>	Mega-	M	250	Mehi-	Mi
10"	Giga-	G	230	Gibi-	Gi
1012	Tera-	T	2*0	Tebi-	Ti
1013	Peta-	P	250	Pebi-	Pi
1018	Exa-	Е	260	Exbi-	Ei
$10^{21}$	Zetta-	Z	270	Zebi-	Zi
$10^{24}$	Yotta-	Y	280	Yobi-	Yi
10-3	milli-	m	10'15	femto-	f
10°	micro-	μ	10-18	atto-	a
10'9	nano-	n	10-21	zepto-	z
$10^{-12}$	pico-	р	10.24	vocto-	v

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition

3B/1/00 3B/5/00 3B/5/00 3B/5/20 63/6 63/6 63/7 63/6 63/7 67/0 6F 73/0/000 73/0/001 73/1 73/2 73/3 73/5 73/5

Fall 2023 Page | 8