Ikarthikmb / VerilogClocks Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Various methods on generating clock signal in verilog.

1 star 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
1_clock		1_clock
2_clock		2_clock
3_clock		3_clock
4_clock		4_clock
5_clock		5_clock
6_clock		6_clock
README.md		README.md

Repository files navigation

VerilogClocks

Different methods to generate clock signal in verilog.

About

Various methods on generating clock signal in verilog.

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%