

Cyclic Redundancy Check (CRC) example project

3.0

Features

- Generation CRC input signals same as clock, reset.
- Hardware Reset generation for CRC component.
- Generation CRC sequence by CRC component and Software CRC sequence calculation.
- Software and hardware CRC sequence on LCD are displayed.
- Possibility of the CRC Component input signals handling.

General Description

This example project demonstrates the CRC component with default configuration operation. Software CRC calculation is executed for visual values comparison. Hardware CRC calculations are displayed on the LCD step by step over defined (SEED_VALUE_COUNT – default is 20) steps. Software CRC calculation is displayed on the LCD at once.

Development kit configuration

- 1. This project is written for 2X16 display as the one available on Cypress kit CY8CKIT-001.
- The DVK CY8CKIT-001 board besides default configuration should have LCD power jumper (J12).
- 3. Build the project and program the hex file on to the target device using MiniProg3.
- 4. Power cycle the device and observe the results on the LCD.

Project configuration

This project consists of a 16 bits CRC, two Control Registers, Character LCD components and three digital output pins. The top design schematic is shown in Figure 1. The Clock signal is generated by the control register "Clock_Gen". The Reset signal is generated by the control register "Reset_Gen". All signals changes can be observed on an oscilloscope or a signal analyzer at PORT0 [2:0] by default.

Software Defines on main.c file:

SEED_VALUE_COUNT - set number of CRC calculate iteration (20 by default);

DISP_DELAY - set delay of information on the LCD (1000 by default);

in - input data signal (1 by default for software CRC calculation).

LCD views:

SV = Software calculated CRC value.

Calc = Hardware calculated CRC iteration at this time.

CRC = Hardware calculated CRC value for current iteration.




Figure 1. Top design schematic.

The Character LCD Component has the default configuration. The CRC Component configuration (Figure 2):

Standard Polynomial - CRC-16

Resolution - 16 bits

Implementation - Single Cycle

Polynomial Value - 0xC002

• Seed Value - 0x0000








Figure 2. CRC Component Configuration Window

Project description

The CRC Component consistently executes some calculation (SEED_VALUE_COUNT define). Its value is displayed on the LCD and it is named CRC. The software calculated value outputs on the LCD for verification (SV). After calculation is finished the reset is executed. The values after reset are displayed on LCD and are named CRC.

Expected results

Display legend is described below:

First string: "SV=XXXX Calc=YY"

SV – Software calculated, XXXX – Software calculated CRC value, Calc – The current hardware CRC calculation iteration, YY – value of the current hardware CRC calculation iteration.

Second string: "CRC=ZZZZ"

CRC - CRC component, ZZZZ - current iteration hardware calculated value of the CRC component.





© Cypress Semiconductor Corporation, 2009-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

