

## 4-bit universal shift register




Figure 1. The block diagram and function table of a 4-bit universal shift register.

code:

```

1 //sr latch///
2 `timescale 1 ns/100ps
3 //USR
4
5 module USR(s0, s1, A, I, clear, clk, msb_in, lsb_in);
6
7   input s0, s1;
8   input clear;
9   input [3:0]I;
10  input clk;
11  output [3:0]A;
12  reg [3:0] A;
13  input msb_in, lsb_in;
14
15
16  always @(posedge clk or negedge clear)
17  begin
18    if(clear == 1'b0)
19      A <= 0;
20    else if(s0 == 0 & s1 == 0) //no change
21      A <= A;
22    else if(s0 == 1 & s1 == 0) //sr
23      A <= {msb_in, A[3:1]};
24    else if(s0 == 0 & s1 == 1) //sl
25      A <= {A[2:0], lsb_in};
26    else if(s0 == 1 & s1 == 1) //parallel
27      A <= I;
28  end
29 endmodule
30

```

## 4-bit binary counter




Figure 2. The block diagram and function table of a 4-bit binary counter.

code:

```

78
79
80
81 module bc_4bit(cnt, ld, A, I, clear, clk);
82   input cnt, ld;
83   input clear;
84   input [3:0]I;
85   input clk;
86   output [3:0]A;
87   reg [3:0] A;
88
89
90   always @(posedge clk or negedge clear)
91   begin
92     if(clear == 1'b0)
93       A <= 0;
94     else if(ld == 1) //load
95       A <= I;
96     else if(ld == 0 & cnt == 1 & A == 4'b1111)//+1
97       A <= 0;
98     else if(ld == 0 & cnt == 1)//+1
99       A <= A + 1'b1;
00     else if(ld == 0 & cnt == 0)//no change
01       A <= A;
02
03   end
04 endmodule
05

```

test bench:


```

32 ///////////////testbench////////////////
33 module USR_TB();
34   reg s0, s1, clear, clk;
35   wire [3:0]A_usr;
36   wire [3:0]A_bc;
37   reg [3:0]I;
38   reg msb_in, lsb_in;
39   reg cnt, ld;
40   //
41   USR usr(s0, s1, A_usr, I, clear, clk, msb_in, lsb_in);
42   bc_4bit bc(cnt, ld, A_bc, I, clear, clk);
43   //
44
45   initial
46   begin
47     clk = 0;
48     repeat (50)
49       #50 clk = ~clk;
50   end
51   initial
52   begin
53     s0 = 1; s1 = 1; I = 4'b1111; clear = 1; msb_in = 1; lsb_in = 1; cnt = 0; ld = 0;
54     #100 s0 = 0; s1 = 0; I = 4'b0001; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 1;
55     #100 s0 = 1; s1 = 0; I = 4'b0010; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
56     #100 s0 = 0; s1 = 1; I = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
57     #100 s0 = 1; s1 = 0; I = 4'b0100; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
58     #100 s0 = 1; s1 = 1; I = 4'b0101; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
59     #100 s0 = 1; s1 = 0; I = 4'b1111; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
60     #100 s0 = 0; s1 = 0; I = 4'b0001; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
61     #100 s0 = 0; s1 = 1; I = 4'b0010; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
62     #100 s0 = 1; s1 = 0; I = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
63     #100 s0 = 1; s1 = 0; I = 4'b0100; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
64     #100 s0 = 1; s1 = 0; I = 4'b0101; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
65     #100 s0 = 1; s1 = 1; I = 4'b1111; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
66     #100 s0 = 0; s1 = 1; I = 4'b0010; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
67     #100 s0 = 0; s1 = 0; I = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
68     #100 s0 = 1; s1 = 0; I = 4'b0100; clear = 1; msb_in = 1; lsb_in = 1; cnt = 0; ld = 1;
69     #100 s0 = 1; s1 = 1; I = 4'b0101; clear = 1; msb_in = 1; lsb_in = 1; cnt = 0; ld = 1;
70     #100 s0 = 1; s1 = 1; I = 4'b1111; clear = 0; msb_in = 1; lsb_in = 1; cnt = 0; ld = 0;
71   end
72   initial #2000 $finish;
73   initial $dumpvars;
74 endmodule

```

waveform:

## 1. 4-bit universal shift register



## 2. 4-bit binary counter

