Verilog project5 b10601002 廖品捷

Github: https://github.com/JamesLiao714/DLD-verilog

4-bit universal shift register

根據 S1 和 S2 的值來決定 output 的 function

當 clear 為 0 時將A清為 0




Figure 1. The block diagram and function table of a 4-bit universal shift register.

code:

```
//sr latch////
`timescale 1 ns/100ps
         //USR
         module USR(s0, s1, A, I, clear, clk, msb_in, lsb_in);
         input s0, s1;
         input clear;
input [3:0]I;
         input clk;
         output [3:0]A;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
         reg [3:0] A;
input msb_in, lsb_in;
         always @(posedge clk or negedge clear)
                if(clear == 1'b0)
                A <= 0;
else if(s0 == 0 & s1 == 0) //no change
               A <= A;

else if(s0 == 1 & s1 == 0)//sr

A <= {msb_in, A[3:1]};

else if(s0 == 0 & s1 == 1)//sl

A <= {A[2:0], lsb_in};

else if(s0 == 1 & s1 ==1) //parallel
                       A \ll I;
         end
         endmodule
```

4-bit binary counter

根據 load 和 count 的值來決定 output 的 function 當 clear 為 0 時 講 output 清為 0




Figure 2. The block diagram and function table of a 4-bit binary counter.

code:

test bench:

```
////////testbench/////////module USR_TB();
            reg s0, s1, clear, clk;
wire [3:0]A_usr;
wire [3:0]A_bc;
            reg [3:0]I;
37
38
39
            reg msb_in, lsb_in;
reg cnt, ld;
40
41
42
43
44
45
46
47
48
50
51
52
53
54
55
56
57
            //
USR usr(s0, s1, A_usr, I, clear, clk, msb_in, lsb_in);
bc_4bit bc(cnt, ld, A_bc, I, clear, clk);
       initial
       begin
            clk = 0;
repeat (50)
#50 clk = ~clk;
       initial
            begin
                  s0 = 1; s1 = 1; I = 4'b1111; clear = 1; msb_in = 1; lsb_in = 1; cnt= 0; ld = 0;
                 #100 s0 = 0; s1 = 0; I = 4'b0001; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 1;
                                             I = 4'b0010; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1;
                                  s1 = 0;
                 #100 s0 = 1;
                                                                                                                      ld =0;
                                  s1 = 1; I = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1;

s1 = 0; I = 4'b0100; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1;

s1 = 1; I = 4'b0101; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1;
                 #100 s0 = 0; s1 = 1;
                 #100
                        s0 = 1;
                 #100 s0 = 1;
                                             I = 4'b1111; clear = 1;msb_in = 1; lsb_in = 1; cnt

I = 4'b0001; clear = 1;msb_in = 1; lsb_in = 1; cnt


I = 4'b0010; clear = 1;msb_in = 1; lsb_in = 1; cnt
                 #100
                        s0 = 1;
                                  s1 = 0;
                                                                                          lsb_in = 1; cnt = 1;
                 #100 s0 = 0;
                                  s1 = 0;
                                                                                          lsb_in = 1; cnt = 1;
                 #100
                        s0 = 0;
                                  s1 = 1;
                                             I = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt
                 #100 s0 = 1;
                                  s1 = 0;
                 #100
                        s0
                           = 1;
                                  s1 = 0;
                                             I = 4'b0100; clear = 1; msb_in = 1; lsb_in = 1; cnt
                 #100 s0 = 1;
                                  s1 = 0;
                                             I = 4'b0101; clear = 1;msb_in = 1;
                                                                                           lsb_in = 1; cnt = 1;
                 #100
                        s0
                           = 1;
                                      = 1;
                                               = 4'b1111; clear = 1;msb_in = 1;
                                                                                           lsb_in = 1; cnt
                 #100 s0 = 0;
                                      = 1;
                                               = 4'b0010; clear
                                                                        1;msb_in = 1; lsb_in = 1; cnt
                 #100 s0
                           = 0;
                                  s1
                                      = 0;
                                               = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt
                                                                                                                  1;
                 #100 s0 = 1;
                                  s1 = 0;
                                               = 4'b0100; clear =
                                                                        1;msb_in = 1; lsb_in = 1; cnt = 0;
                 #100 s0 = 1;
                                      = 1;
                                               = 4'b0101; clear = 1;msb_in = 1;
                                                                                          lsb_in = 1; cnt
                                                                                                               = 0;
                        s0 = 1;
                                             I = 4'b1111; clear = 0;msb_in = 1; lsb_in = 1; cnt
                                  s1
                                         1;
            end
       initial #2000 $finish;
       initial $dumpvars;
       endmodule
```

waveform:

實作模擬如下圖

1. 4-bit universal shift register

A_usr 為根據 s0, s1 所產生的 output (shift…)



2. 4-bit binary counter

A_bc 為根據 ld 和 cnt 所產生的 ouput(計數, load I)

