Verilog project4 b10601002 廖品捷

Github: https://github.com/JamesLiao714/DLD-verilog

## 4-bit universal shift register




Figure 1. The block diagram and function table of a 4-bit universal shift register.

## code:

## 4-bit binary counter




Figure 2. The block diagram and function table of a 4-bit binary counter.

code:


```
module bc_4bit(cnt, ld, A, I, clear, clk);
      input cnt, ld;
      input clear;
      input [3:0]I;
      input clk;
      output [3:0]A;
87
88
      reg [3:0] A;
      always @(posedge clk or negedge clear)
          if(clear == 1'b0)
              A <= 0;
          else if(ld == 1) //load
              A \ll I;
          else if(ld == 0 & cnt == 1 & A == 4'b1111)//+1
             A \ll 0;
          else if(ld == 0 & cnt == 1)//+1
          A <= A + 1'b1;
else if(ld == 0 & cnt == 0)//no change
              A \leq A;
      endmodule
```

#### test bench:

```
//////////////testbench////////module USR_TB();
                                 reg s0, s1, clear, clk;
wire [3:0]A_usr;
wire [3:0]A_bc;
                                 reg [3:0]I;
                                 reg msb_in, lsb_in;
reg cnt, ld;
                                 USR usr(s0, s1, A_usr, I, clear, clk, msb_in, lsb_in); bc_4bit bc(cnt, ld, A_bc, I, clear, clk);
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
60
                   initial
                   begin
                                clk = 0;
                                 repeat (50)
                                 #50 clk = ~clk;
                   end
                   initial
                                 begin
                                              s0 = 1; s1 = 1; I = 4'b1111; clear = 1; msb_in = 1; lsb_in = 1; cnt= 0; ld = 0;
                                              #100 s0 = 0; s1 = 0; I = 4'b0001; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 0; s1 = 0; I = 4'b0010; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 0; s1 = 1; I = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 0; I = 4'b0101; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 0; I = 4'b0101; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 0; I = 4'b0101; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1; ld = 0;
                                              #100 s0 = 1; s1 = 0; I = 4'b0100; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 1; I = 4'b0101; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 0; I = 4'b1111; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 0; s1 = 0; I = 4'b0001; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 0; s1 = 1; I = 4'b0010; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 0; I = 4'b0100; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 0; I = 4'b0100; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 1; I = 4'b0101; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 1; s1 = 1; I = 4'b1111; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1; ld = 0; #100 s0 = 0; s1 = 1: I = 4'b0101; clear = 1;msb_in = 1; lsb_in = 1: cnt = 1; ld = 0;
63
64
                                              #100 s0 = 1; s1 = 1; I = 4 bill; ctear = 1;msb_in = 1; tsb_in = 1; cnt = 1;
#100 s0 = 0; s1 = 1; I = 4'b0010; clear = 1;msb_in = 1; lsb_in = 1; cnt = 1;
#100 s0 = 0; s1 = 0; I = 4'b0011; clear = 1; msb_in = 1; lsb_in = 1; cnt = 1;
#100 s0 = 1; s1 = 0; I = 4'b0100; clear = 1;msb_in = 1; lsb_in = 1; cnt = 0;
#100 s0 = 1; s1 = 1; I = 4'b0101; clear = 1;msb_in = 1; lsb_in = 1; cnt = 0;
                                                                                            s1 = 1; I = 4'b1111; clear = 0;msb_in = 1; lsb_in = 1; cnt = 0; ld =0;
                                 end
                    initial #2000 $finish;
                    initial $dumpvars;
                    endmodule
```

### waveform:

1. 4-bit universal shift register



# 2. 4-bit binary counter

