Verilog project4 b10601002 廖品捷

Github: https://github.com/JamesLiao714/DLD-verilog

Waveform:



Test bench:

(1) the gate-level description of master-slave D flip-flop (positive edge trigger)

```
//master slave
module MS_D(D, clk, Q);
input D, clk;
output Q;

wire w1, w2, w3, _c;
not #(5) n2(_c, clk);
Dlatch master(D, _c, w1, w2);
Dlatch slave(w1, clk, Q, w3);
endmodule
```

(2) the gate-level description of edge-triggered D flip-flop

```
//et D flip-flop
module ET_D(D, clk, Q);
   input D, clk;
   output Q, _Q;

   nand #(10) n1(w1, D, w2);
   nand #(15) n2(w2, w1, clk, w3);
   nand #(10) n3(w3, clk, w4);
   nand #(10) n4(w4, w1, w3);

SRlatch sr(w3, w2, Q, _Q);
endmodule
```

SRlatch:

```
//sr latch///


`timescale 1 ns/100ps
//SR latch
module SRlatch(S, R, Q, _Q);

input S,R;
output Q, _Q;

nand #(10) g1(Q,_Q, S);
nand #(10) g2(_Q,R, Q);
endmodule
```

Dlatch:


(3) the behavior description (i.e., use always block) of D flip-flop





這是 d-flip flop 的真值表,我將 masterslave 範例的 negative-edge trigger 轉成 positive,所以當 clk 從 0 變 1 時,Q 的值會變成 D。

一開始在實作 testbench 時沒把 clock 跟 D 的時間錯開,沒注意到 setup time and hold time ,根據分析顯示 holdup time 如果小於 11ns 的時候 master-slave 會出現類似 glitch 的電路異常,最後我將 clock 的時間調早一點後解決了這個問題。而相較起來 edge-trigger 的實作則相當理想



this is the testbench that cause the violation